research-article

Public Access

Towards provably-secure analog and mixed-signal locking against overproduction

Authors:

Nithyashankari Gummidipoondi Jayasankaran,

Adriana Sanabria Borbon,

Edgar Sanchez-Sinencio,

Jeyavijayan RajendranAuthors Info & Claims

ICCAD '18: Proceedings of the International Conference on Computer-Aided Design

Article No.: 7, Pages 1 - 8

https://doi.org/10.1145/3240765.3240858

Published: 05 November 2018 Publication History

Abstract

Similar to digital circuits, analog and mixed-signal (AMS) circuits are also susceptible to supply-chain attacks such as piracy, overproduction, and Trojan insertion. However, unlike digital circuits, supply-chain security of AMS circuits is less explored. In this work, we propose to perform "logic locking" on digital section of the AMS circuits. The idea is to make the analog design intentionally suffer from the effects of process variations, which impede the operation of the circuit. Only on applying the correct key, the effect of process variations are mitigated, and the analog circuit performs as desired. We provide the theoretical guarantees of the security of the circuit, and along with simulation results for the band-pass filter, low-noise amplifier, and low-dropout regulator, we also show experimental results of our technique on a band-pass filter.

References

[1]

A. Baumgarten, A. Tyagi, and J. Zambreno. 2010. Preventing IC Piracy Using Reconfigurable Logic Barriers. IEEE Design & Test of Computers 27, 1 (2010), 66--75.

Digital Library

[2]

Yu Bi, Jiann Yuan, and Yier Jin. 2015. Beyond the Interconnections: Split Manufacturing in RF Designs. MDPI Electronics 4, 3 (2015), 541--564.

[3]

I. Guerra-Gómez, E. Tlelo-Cuautle, and Luis G. De La Fraga. 2013. Richardson Extrapolation-based Sensitivity Analysis in the Multi-objective Optimization of Analog Circuits. Applied Mathematics and Computation 222 (2013), 167--176.

Digital Library

[4]

D. H. K. Hoe, J. Rajendran, and R. Karri. 2014. Towards Secure Analog Designs: A Secure Sense Amplifier Using Memristors. IEEE Computer Society Annual Symposium on VLSI (2014), 516--521.

Digital Library

[5]

Nangate Inc. 2011. NanGate FreePDK45 Open Cell Library. http://www.nangate.com/?page<sub>i</sub>d=2325. Last accessed the website on 06/30/18.

[6]

Maxim Integrated. 2010. DeepCover Security Manager for Low-Voltage Operation with 1KB Secure Memory and Programmable Tamper Hierarchy. https://www.maximintegrated.com/en/products/power/supervisors-voltage-monitors-sequencers/DS3660.html/tb<sub>t</sub>ab0.

[7]

Trent McConaghy, Kristopher Breen, Jeffrey Dyck, and Amit Gupta. 2013. Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide. Springer, New York, NY, USA.

[8]

T. S. Perry. 2017. Why Hardware Engineers Have to Think Like Cybercriminals, and Why Engineers Are Easy to Fool. http://spectrum.ieee.org/view-from-the-valley/computing/embedded-systems/why-hardware-engineers-have-to-think-like-cybercriminals-and-why-engineers-are-easy-to-fool

[9]

Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, and Ramesh Karri. 2012. Security analysis of logic obfuscation. IEEE/ACM Design Automation Conference (2012), 83--89.

Digital Library

[10]

V. V. Rao and I. Savidis. 2017. Parameter Biasing Obfuscation for Analog IP Protection. IEEE Latin American Test Symposium (2017), 1--6.

[11]

B. Razavi. 2011. RF Microelectronics. Pearson Education.

[12]

M. Rostami, F. Koushanfar, and R. Karri. 2014. A Primer on Hardware Security: Models, Methods, and Metrics. Proceedings of the IEEE 102, 8 (2014), 1283--1295.

[13]

J. A. Roy, F. Koushanfar, and I. L. Markov. 2010. Ending Piracy of Integrated Circuits. Computer 43, 10 (Oct 2010), 30--38.

Digital Library

[14]

K. Shamsi, M. Li, T. Meade, Z. Zhao, D. Z. Pan, and Y. Jin. 2017. AppSAT: Approximately deobfuscating integrated circuits. 2017 IEEE International Symposium on Hardware Oriented Security and Trust (2017), 95--100.

[15]

Solid State Technology. 2012. Top 5 counterfeited semiconductors: analog ICs top the list-solid state technology. http://electroiq.com/blog/2012/04/top-5-counterfeited-semiconductors-analog-ics-top-the-list/.

[16]

P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the security of logic encryption algorithms. IEEE International Symposium on Hardware Oriented Security and Trust (2015), 137--143.

[17]

J. Torres, M. El-Nozahi, A. Amer, S. Gopalraju, R. Abdullah, K. Entesari, and E. Sanchez-Sinencio. 2014. Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison. IEEE Circuits and Systems Magazine 14, 2 (2014), 6--26.

[18]

Chris Toumazou, George Moschytz, and Barrie Gilbert. 2002. Trade-offs in analog circuit design. Kluwer Academic Publishers.

[19]

P. Tuyls, G. Schrijen, B. Škorić, J. van Geloven, N. Verhaegh, and R. Wolters. 2006. Read-Proof Hardware from Protective Coatings. International Conference on Cryptographic Hardware and Embedded Systems (2006), 369--383.

Digital Library

[20]

J. Wang, C. Shi, A. Sanabria-Borbon, E. Sanchez-Sinencio, and J. Hu. 2017. Thwarting analog IC piracy via combinational locking. IEEE International Test Conference (2017), 1--10.

[21]

J. Wang, C. Shi, E. Sanchez-Sinencio, and J. Hu. 2015. Built-In Self Optimization for Variation Resilience of Analog Filters. IEEE Computer Society Annual Symposium on VLSI (2015), 656--661.

[22]

Y. Xie and A. Srivastava. 2016. Mitigating SAT Attack on Logic Locking. International Conference on Cryptographic Hardware and Embedded Systems (2016), 127--146.

[23]

Xiaolin Xu, Bicky Shakya, Mark M. Tehranipoor, and Domenic Forte. 2017. Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks. CHES (2017). <sub>1</sub>0

[24]

M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2017. Security analysis of Anti-SAT. 22nd Asia and South Pacific Design Automation Conference (2017), 342--347.

[25]

Muhammad Yasin, Abhrajit Sengupta, Mohammed Thari Nabeel, Mohammed Ashraf, Jeyavijayan (JV) Rajendran, and Ozgur Sinanoglu. 2017. Provably-Secure Logic Locking: From Theory To Practice. Proceedings of ACM SIGSAC Conference on Computer and Communications Security (2017), 1601--1618.

Digital Library

Cited By

Aljafar MAzais FFlottes MPagliarini S(2024)Utilizing layout effects for analog logic lockingJournal of Cryptographic Engineering10.1007/s13389-024-00350-814:2(311-324)Online publication date: 6-Apr-2024
https://doi.org/10.1007/s13389-024-00350-8
Tehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi F(2024)Advances in Logic LockingHardware Security10.1007/978-3-031-58687-3_2(53-142)Online publication date: 3-Apr-2024
https://doi.org/10.1007/978-3-031-58687-3_2
Venugopal Rao VJuretus KSavidis I(2023)Hidden Costs of Analog Deobfuscation AttacksIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.329627931:11(1802-1815)Online publication date: Nov-2023
https://doi.org/10.1109/TVLSI.2023.3296279
Show More Cited By

Towards provably-secure analog and mixed-signal locking against overproduction
1. Hardware

Recommendations

Low power high bandwidth amplifier with RC Miller and gain enhanced feedforward compensation
ISLPED '08: Proceedings of the 2008 international symposium on Low Power Electronics & Design

An improved frequency compensation technique is presented for low-power low-voltage three-stage operational amplifiers with high capacitive loads. The technique uses single RC Miller compensation and a direct gain enhanced feedforward path from the ...
High Performance CMOS Transconductor for Mixed-Signal Analog-Digital Applications

This paper describes a CMOS building block dedicated to high performance mixed analog-digital circuits and systems. The circuit consists of six MOS transistors realizing a new wideband and tunable transconductance. The theory of operation of this device ...
Development of robust analog and mixed-signal circuits in the presence of process-voltage-temperature variations

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

ICCAD '18: Proceedings of the International Conference on Computer-Aided Design

November 2018

1020 pages

ISBN:9781450359504

DOI:10.1145/3240765

General Chair:
Iris Bahar
Brown Univ. School of Engineering, Providence, RI

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IEEE-EDS: Electronic Devices Society
IEEE CAS
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Funding Sources

Conference

ICCAD '18

Sponsor:

IEEE-EDS

ICCAD '18: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN

November 5 - 8, 2018

California, San Diego

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

32
Total Citations
View Citations
640
Total Downloads

Downloads (Last 12 months)91
Downloads (Last 6 weeks)17

Reflects downloads up to 07 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

Aljafar MAzais FFlottes MPagliarini S(2024)Utilizing layout effects for analog logic lockingJournal of Cryptographic Engineering10.1007/s13389-024-00350-814:2(311-324)Online publication date: 6-Apr-2024
https://doi.org/10.1007/s13389-024-00350-8
Tehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi FTehranipoor MZamiri Azar KAsadizanjani NRahman FMardani Kamali HFarahmandi F(2024)Advances in Logic LockingHardware Security10.1007/978-3-031-58687-3_2(53-142)Online publication date: 3-Apr-2024
https://doi.org/10.1007/978-3-031-58687-3_2
Venugopal Rao VJuretus KSavidis I(2023)Hidden Costs of Analog Deobfuscation AttacksIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2023.329627931:11(1802-1815)Online publication date: Nov-2023
https://doi.org/10.1109/TVLSI.2023.3296279
Diaz-Rizo AAboushady HStratigopoulos H(2023)Anti-Piracy Design of RF TransceiversIEEE Transactions on Circuits and Systems I: Regular Papers10.1109/TCSI.2022.321411170:1(492-505)Online publication date: Jan-2023
https://doi.org/10.1109/TCSI.2022.3214111
Muttaki MKamali HTehranipoor MFarahmandi F(2023)PALLET: Protecting Analog Devices Using a Last-Level Edit Technique2023 IEEE Physical Assurance and Inspection of Electronics (PAINE)10.1109/PAINE58317.2023.10318023(1-7)Online publication date: 24-Oct-2023
https://doi.org/10.1109/PAINE58317.2023.10318023
Rizo AAboushady HStratigopoulos H(2022)SyncLock: RF Transceiver Security Using Synchronization Locking2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774556(1153-1156)Online publication date: 14-Mar-2022
https://doi.org/10.23919/DATE54114.2022.9774556
Aljafar MAzaïs FFlottes MPagliarini SChang CRührmair UMukhopadhyay DForte D(2022)Leveraging Layout-based Effects for Locking Analog ICsProceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security10.1145/3560834.3563826(5-13)Online publication date: 11-Nov-2022
https://dl.acm.org/doi/10.1145/3560834.3563826
Ince MBilgic BOzev S(2022)Digital Fault-based Built-in Self-test and Evaluation of Low Dropout Voltage RegulatorsACM Journal on Emerging Technologies in Computing Systems10.1145/351085218:3(1-20)Online publication date: 2-Aug-2022
https://dl.acm.org/doi/10.1145/3510852
Pavlidis AFaehn ELouerat MStratigopoulos H(2022)Run-Time Hardware Trojan Detection in Analog and Mixed-Signal ICs2022 IEEE 40th VLSI Test Symposium (VTS)10.1109/VTS52500.2021.9794208(1-8)Online publication date: 25-Apr-2022
https://doi.org/10.1109/VTS52500.2021.9794208
Rizo ALeonhard JAboushady HStratigopoulos H(2022)RF Transceiver Security Against Piracy AttacksIEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2022.316570969:7(3169-3173)Online publication date: Jul-2022
https://doi.org/10.1109/TCSII.2022.3165709
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten