ACM Home Page
Please provide us with feedback. Feedback
DYPP—A VLSI supercomputer architecture supporting two-level fault tolerance, program graph injection and data levitation concepts
Full text PdfPdf (471 KB)
Source ACM Annual Computer Science Conference archive
Proceedings of the 1986 ACM fourteenth annual conference on Computer science table of contents
Cincinnati, Ohio, United States
Pages: 115 - 120  
Year of Publication: 1986
ISBN:0-89791-177-6
Authors
Marius V. A. Hăncu  Department of Electrical Engineering, University of Toronto, Toronto, Ontario M5S 1A4, Canada
Kenneth C. Smith  Department of Electrical Engineering, University of Toronto, Toronto, Ontario M5S 1A4, Canada
Sponsor
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 0,   Downloads (12 Months): 12,   Citation Count: 1
Additional Information:

references   cited by   collaborative colleagues   peer to peer  

Tools and Actions: Review this Article  
Save this Article to a Binder    Display Formats: BibTex  EndNote ACM Ref   
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/324634.325215
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Snyder, L., ~Super~omputers and VLSI: The effect of Large- Scale Integration on Computer Architecture', in Yovits, M.Y. (Ed.), Advances in Compeers, vol.23, Academic Press,
 
2
Hedlund, K.S. ind Snyder, L., '~/'afer-gcale Integration of Configurable, HilIMy Parallel ~', Pr~. /At. Co~. Parallel Process, iEEE, pp.262-2~, 1982.
 
3
 
4
Kung, H.T. and Leisermn, C.E., 'Systolic Arrays (for VLSI)', $parse Mmrbr Proceedinss 1978, Duff, IS. end Stewart, (3.11., (EdL), SIAM, 1979, pp.256-282. (An earlier version appem's in Chpter 8 of {30.
 
5
Leighton, F.T. and Leiserson, C.E., "W'afer. Scale Integration of Systolic Arrays', Proc. 2$rd Auaal $ya~p. os Fomdafio~ of Computer $cteace, 1982, pp.297-311.
6
7
8
 
9
Batcher, K.E., 'Design of ~ Massively Parallel Precemmm, IEEE Traaz. Cmv, m., 1980, C-29(9), pp.48-56.
10
 
11
Kubn, R.H. and Padua, D,A., (Eds.), Tutorial on Parallel ProceJsing, IEEE Computer Society Press, New York, 1961.
 
12
Hedlund, K.S., Wa{er-$cale Integration of Parallel Procej. tars, Ph.D. thesis, Comp. SCi. Dept., Purdue Univ., Aug. 1982.
 
13
Kung, S.-Y., 'On Supercomputinll with 5ystolic/Wavefront Array Processors', Prac. IEEE, vol.72, no.7, July 1984, pp~67-884.
 
14
Hwanll, K. and Briggs. F., Co~er Architect~re~ and Pardtel Processing, McGraw-Hill, New York, 1984.
 
15
Dennis, J.B., 'Data Flow Supercomputers~, IEE~ Compwer, vol.13, Nov. 1980, pp.48-56.
 
16
Kartashev, S.P. and Kartashev, S.I., 'Architectures for Super. systems of the 80's', AFIP$, National Compminf Coof ermce, 1980, pp.165-180.
 
17
Pctritz, R.L., 'Current Statm of Large Scale Technololly% flEE J. Solid-State Circ~ts, SC-2, 4, Dec. 1967, pp.130.147,
 
18
 
19
Brown~, S., Tke Tree Macklne: A HIfMy Concarrent Com. putinjr Enylronmest, Ph.D. them, Dept. of Compwer Science, California Institute of Technology, 1980. See also {3}, pp.295-312.
 
20
Bhatt, S.N. and Leiserson, CJE., How re Assemble Tree Mac&/net, MiT, Laboratory for Computer Science, Technical Memo TM-255, 1984.
 
21
Kung, S.*Y~ Arun, K.q** Oal-Ezer, RJ. and Bhas&ar R~, D.V., 'Wavefront Array Processor: LanlNqe, Architecture and Applications', iEEE Tram. Compat., C-31(I1), Nov. 1982, pp.1054-1066.
 
22
Kunl, H.T., 'Let's Design Algorithms for VLSI Systems', Prac. Calreck Coqf . on VL$1, Jan. 1979, pp. 65-90.
 
23
Moldovan, D.{., 'On the Design of Algorithms for VLSI Sys. tolic Arrays', Proc. IEEE, Jan. 1983, pp.113-120.
 
24
Gacs, P., Reliable Computation wlrk Celallar Amomata, Dept. of Computer Science, University of Rochester, Technical Report TR132, 1983.
 
25
Davis, A1,. and Keller, R.M., 'Data Flow Program Graphs', IEEE Compmer, Feb. 1982, pp.2641.
 
26
Wills, D.W., Ultra.fine Grain Processing ArcMtecttwes, MStC. Thesis, MIT, 1985.
 
27
Scitz, Ch., Experiments wltk VLSl Ensemble Macldne#, Techni. for Technology, 1983.
 
28
Seitz, Ch., 'Concurrent VLSI Architectures', IEEE Tmw. Comput., Dec. 1984, pp. 124%1265.
 
29
Siegel, HJ., Siegel, LJ., Kemmerer, F.C., MueHer, P,T., Smaltey, H.E., Jr. and Smith, D$., 'PASM: A Partionable SIMD/MIMD System for Image Proce~ and Pattern Recognition', IEEE Tram. Cosv., Dec. 1981, voI.C-20, pp934-947.

Collaborative Colleagues:
Marius V. A. Hăncu: colleagues
Kenneth C. Smith: colleagues

Peer to Peer - Readers of this Article have also read: