Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R.A. Rutenbar, "Analog design automation: Where are we? Where are we going?' Proc. ~ Custom IC Confemt~ May 1993.
	2	L. Richard Carley , Georges G. E. Gielen , Rob A. Rutenbar , Willy M. C. Sansen, Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies, Proceedings of the 33rd annual conference on Design automation, p.298-303, June 03-07, 1996, Las Vegas, Nevada, United States  [doi>10.1145/240518.240573]
	3	S. Kirkpatrick, C.D. Gelatt, M.P. Vecchi, "Optimization by simulated annealing," S~ vol. 220, no. 4598, 13 May 1983.
	4	L. T. Pillage, R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis", IEEE Trans. CAD, Vol. 9, No. 4, Apr. 1990.
	5	H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence-pair method," IEEE Tmnse~ions on CAD, vol. 15, no. 2, Dec. 19%. Cell-level module generators
	6	J. Kuhn, "Analog Module Generators for Silicon Compilation," VLSI Systems Desig~ May 1987.
	7	E. Berkcan , M. d'Abreu , W. Laughton, Analog compilation based on successive decompositions, Proceedings of the 25th ACM/IEEE conference on Design automation, p.369-375, June 12-15, 1988, Atlantic City, New Jersey, United States
	8	H. Koh, C. Sequin, P. Gray, "OPASYN: a compiler for CMOS operational amplifiers," ~ ~. CAD, Vol. 9, No. 2, pp. 113- 125, February 1990.
	9	H. Onodera, et a/., "Operational amplifier compilation with performance optimization," ~ ~ Vol. SC-25, No. 2, pp. 466- 473, Apr. 1990.
	10	J.D. Conway and G.G. Schrooten, "An Automatic Layout Generator for Analog Circuits," Proc. EDAC, pp. 513-519, March 1992.
	11	J. P. Harvey, et a/., "STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits," W k~ ~. CAD, pp. 1402-1417, Nov. 1992.
	12	R. Henderson, et aL, "A spreadsheet interface for analog design knowledge capture and reuse," Proc. IEEE CICC, 13.3, May 1993.
	13	G. Beenker, J. Conway, G. Schrooten, A. Slenter, "Analog CAD for consumer ICs," chapter 15 in "Analog circuit design" Analog C/reu/t Des/gn (J. Huijsing, R. van der Plassche and W. Sansen. eds.), Kluwer Academic Publishers, pp. 347- 367, 1993.
	14	B.R. Owen, R. Duncan, S. Jantzi, C. Ouslis, S. Rezania, K. Martin, "BALLISTIC: An analog layout language," Proc. ~ Custom IC Conf--, 1995.
	15	J.D. Bruce, H.W. Li, M.J. Dallabetta, and R.J. Baker, "Analog layout using ALAS!", WFFJ JSSC, vol. 31, no. 2, Feb. 1996.
	16	G. van der Has, J. Vandenbussche, G. Gielen, W. Sansen, "Mondriaan: a tool for automated layout of army-type analog blocks," Proc.IEEE Otstom IC Confewrre, May 1998. Device-Level Placement and Routing
	17	I. Rijmenants, YR. Schwarz, J.B. Litsios, R. Zinszner, "ILAC: An automated layout tool for CMOS circuits," Proc. ~ Chstom IC Conference, 1988.
	18	M. Kayal, S. Piguet, M. Declerq, B. Hochet, "SALIM: A layout generation tool for analog ICs," Proc. ~ Chstom IC Confer. 1988.
	19	D. J. Garrod, R. A. Rutenbar, L. R. Carley, "Automatic layout of custom analog cells in ANANGRAM", Proc. ICCAD, pp. 544- 547, Nov. 1988.
	20	M. Ayal, S. Piguet, M. Declerq, B. Hochet, "An interactive layout generation tool for CMOS ICs," Proc. IEEE Z~ 1988.
	21	M. Mogaki, et a/., "LADLES: An automatic layout system for analog LSI's," Proc. ACM/IEEE ICCAD, pp. 450-453, Nov. 1989.
	22	J. Rijmenants, J.B. Litsios, T,R. Schwarz, M.G.R. Degrauwe, "ILAC: An automated layout tool for analog CMOS circuits," JSSC, Vol. 24, No. 4, pp. 417-425, April 1989.
	23	S.W. Mehrenfar, "STAY A schematic to artwork translator for custom analog cells," Proc. ~ Chstom IC Confemtme, 1990.
	24	S. Piguet, F. Rahali, M. Kayal, E. Zysman and M. Declerq, "A new routing method for full-custom analog ICs," Proc. IEEE Custom IC Conf~ 1990.
	25	J. M. Cohn, D. J. Garrod, R. A. Rutenbar, L. R. Carley, "New algorithms for placement and routing of custom analog cells in ACACIA," Proc. ~ Chstom IC Conferenoe, 1990.
	26	E. Malavasi, et a/., "A routing methodology for analog integrated circuits," Proc. ACM/W~ ICCAD, pp. 202-205, Nov 1990.
	27	J. M. Cohn, D. J. Garrod, R. A. Rutenbar, L. R. Carley, "KOAN/ ANAGRAM II: New tools for devicelevel analog placement and routing," ~ JSSC, Vol. 26, No. 3, March, 1991.
	28	E. Charbon, E. Malavasi, U. Choudhury, A. Casotto, A. Sangiovanni-Vincentelli, "A constraint-driven placement methodology for analog integrated circuits", Proc. ~ CICC, pp. 28.2/1-4, May 1992.
	29	E. Malavasi, A. Sangiovanni-Vincentelli, "Area routing for analog layout," ~ Trans. CAD, Vol. 12, No. 8, pp. 1186-1197, Aug, 1993.
	30	Bulent Basaran , Rob A. Rutenbar , L. Richard Carley, Latchup-aware placement and parasitic-bounded routing of custom analog cells, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.415-421, November 07-11, 1993, Santa Clara, California, United States
	31	M. Pillan, D. Sciuto, "Constraint generation and placement for automatic layout design of analog integrated circuits," Proc. ISCAS, 1994.
	32	G. J. Gad E1 Karim, R. S. Gyurcsik, G. L. Bilbro, "Sensitivity driven placement of ana/og modules," Proc. ~ ISCAS, 1994.
	33	J.A. Prieto, J.M. Quintana, A.Rueda, J.L. Huertas, "An algorithm for the place-and-route problem in the layout of analog circuits," Proc. IEF~ ISCAS, 1994.
	34	E. Malavasi, J.L. Ganley and E. Charbon, "Quick placement with geometric constraints," Proc. ~ Chstom IC Conf., 1997.
	35	John M. Cohn, Analog Device-Level Layout Automation, Kluwer Academic Publishers, Norwell, MA, 2000
	36	K. Lampaert , G. Gielen , W. Sansen, Direct performance-driven placement of mismatch-sensitive analog circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.445-449, June 12-16, 1995, San Francisco, California, United States  [doi>10.1145/217474.217568]
	37	K. Lampaert, G. Gielen, W.M. Sansen, "A performance-driven placement tool for analog integrated circuits," ~ JSSC, Vol. 30, No. 7, pp. 773-780, July 1995.
	38	Florin Balasa , Koen Lampaert, Module placement for analog layout using the sequence-pair representation, Proceedings of the 36th ACM/IEEE conference on Design automation, p.274-279, June 21-25, 1999, New Orleans, Louisiana, United States  [doi>10.1145/309847.309930]
	39	K. Lampaert, G. Gielen, W. Sansen, "Analog routing for manufacturability," Proc. IEEE CICC, May 19%.
	40	C. Brandolese, M. Pillan, E Salice, D. Sciuto, "Analog circuits placement: A constraint driven methodology," Proc. IEEE g_~ 1996.
	41	Stephan Ohr, "Electronica: Cell-builder tool anticipates analog synthesis," /~E Times, November 9,1998.
	42	NeoCeU Layout Synthesis User Manual, 1999. NeoLinear, Inc., Pittsburgh, PA. http://www.neolinear.com. Optimal MOS Device Stacking
	43	E. Malavasi, D. Pandini, g. Liberali, "Optimum stacked layout for analog CMOS ICs," Proc. IEEE Custom IC Conference, 1993.
	44	V. Liberali, E. Malavasi, D. Pandiii, "Automatic generation of transistor stacks for CMOS analog layout," Proc. ~ I~ 1993.
	45	Edoardo Charbon , Enrico Malavasi , Davide Pandini , Alberto Sangiovanni-Vincentelli, Simultaneous placement and module optimization of analog IC's, Proceedings of the 31st annual conference on Design automation, p.31-35, June 06-10, 1994, San Diego, California, United States  [doi>10.1145/196244.196261]
	46	Edoardo Charbon , Enrico Malavasi , Davide Pandini , Alberto Sangiovanni-Vincentelli, Simultaneous placement and module optimization of analog IC's, Proceedings of the 31st annual conference on Design automation, p.31-35, June 06-10, 1994, San Diego, California, United States  [doi>10.1145/196244.196261]
	47	E. Malavasi, D. Pandini, "Optimum CMOS stack generation with anahgg constraints", ~ Trims. CAD, Vol. 14, No. 1, pp. 107- 12, Jan. 1995.
	48	Bulent Basaran , Rob A. Rutenbar, An O(n) algorithm for transistor stacking with performance constraints, Proceedings of the 33rd annual conference on Design automation, p.221-226, June 03-07, 1996, Las Vegas, Nevada, United States  [doi>10.1145/240518.240559]
	49	R. Okuda, T. Sato, H. Onodera, K. Tamuru, "An efficient algorithm for layout compaction problem with symmetry constraints," Proc. IEEE ~ pp. 148- 15 1, Nov. 1989.
	50	J. Cohn, D. Garrod, R. Rutenbar, L. R. Carley, "Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II," Proc. ACM/IEEE lCC_AD, pp. 394-397, Nov. 1991.
	51	E. Felt, E. Malavasi, E. Charbon, R. Totaro, A. Sangiovanni-Vmcentelli, "Performance-driven compaction for analog integrated circuits," Proc. ~ Custom ZC Confemn~ 1993.
	52	E. Malavasi, E. Felt, E. Charbon, A. Sangiovanni-Vincentelli, "Symbolic compaction with anahgg constraints," Int. J. Circuit Theory andApplic., Vol. 23, No. 4, pp. 433-452, Jul/Aug 1995. Radio Frequency Cell Layout
	53	J.E Zurcher, "MICROS- A CAD/CAM Program for Fast Realization of Microstrip Masks," /b"J~ nbtmm/ /If/T-S, pp. 481-484, 1985.
	54	R. H. Jansen, "LINMIC: A CAD Package for the Layout-Oriented Design of Single and Multi-Layer MICs/MMICs up to ram-Wave Frequencies," Microwave Jotunal, pp. 15 1- 161, Feb 1986.
	55	R. H. Jansen, R. G. Amonld and I. G. Eddison, "A Comprehensive CAD Approach to Design of MMICs up to MM-Wave Frequencies," ~ abtana/MT/'-T, vol. 36, no. 2, pp. 208219, Feb. 1988.
	56	E. Charbon, G. Hohnlund, B. Donecker and A. Sangiovanni-Vmcentelli, "A Performance-Driven Router for RF and Microwave Analog Circuit Design," Proc. ~ Custom Integrated Circuits Confemrme pp. 383-386, 1995.
	57	Mehmet Aktuna , Rob A. Rutenbar , L. Richard Carley, Device-level early floorplanning algorithms for RF circuits, Proceedings of the 1998 international symposium on Physical design, p.57-64, April 06-08, 1998, Monterey, California, United States  [doi>10.1145/274535.274543]
	58	M. Aktuna, R. A. Rutenbar, L. R. Carley, "Device Level Early Floorplanning for RF Circuits," ~ Tttms. CAD, vol. 18, no. 4, April 1999. Constraint Generation and MaOl~ingto Physical Design
	59	U. Choudhury, A. Sangiovanni-Vincentelli, "Automatic generation of parasitic constraints for performanceconstrained physical design of ana/og circuits", ~ Trans. CAD, Vol. 12, No. 2, pp. 208-224, February 1993.
	60	Edoardo Charbon , Enrico Malavasi , Alberto Sangiovanni-Vincentelli, Generalized constraint generation for analog circuit design, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.408-414, November 07-11, 1993, Santa Clara, California, United States
	61	Edoardo Charbon , Paolo Miliozzi , Enrico Malavasi , Alberto L. Sangiovanni-Vincentelli, Generalized constraint generation in the presence of non-deterministic parasitics, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.187-192, November 10-14, 1996, San Jose, California, United States
	62	W. J. Helms and K. C. Russel, "Switched Capacitor Filter Compiler," in Proc. ~ CICC., 1986.
	63	H. Yaghutiel, A. Sangiovanni-Vincentelli, E R. Gray, "A methodology for automated layout of switched capacitor filters," in Proc. ACM/WI~ ZCCAD, Nov. 198~
	64	G. Jusef, P.R. Gray and A. Sangiovanni-Vincentelli, "CADICS- Cyclic Analog-to-Digital Converter Synthesis," Proc. IEEE I~, pp. 286-289, Nov. 1990.
	65	H. Chang, A. Sangiovanni-Vincentelli, F. Balarin, E. Charbon, U. Choudhury, G. Jusuf, E. Liu, E. Malavasi, R. Neff and P. Gray, "A top-down, constraint-driven methodology for analog integrated circuits," Proc. IEEE Custom IC Conference, 1992.
	66	R. Neff, P. Gray and A. Sangiovanni-Vincent, "A module generator for high speed CMOS current output digital/analog converters," Proc. IEEE Custom ZC Confete~ 1995. Substrate Modeling, Extraction, and Coupling Analysis
	67	T.A. Johnson, R.W. Knepper, V. Marcello, and W. Wang, "Chip substrate resistance modeling technique for integrated circuit design," ~ Trans. CAD, vol. CAD-3, no. 2, April 1984.
	68	D.K. Su, M. Loinaz, S. Masui and B. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," ~ ~ vol. 28, no. 4, April 1993.
	69	N. Verghese, D. Allstot and S. Masui, "Rapid simulation of substrate coupling effects in mixed-mode iCs," Proc. IEEE Custom IC Confemn~ 1993.
	70	F. Clement, E. Zysman, M. Kayal and M. Declerq, "LAYIN: Toward a global solution for parasitic coupling modeling and visualization," Proc. ~ Otstom IC Conf~ 1994.
	71	R. Gharpurey and R.G. Meyer, "Modeling and analysis of substrate coupling in ICs," Proc ~ Custom IC Conf~ 1995.
	72	S. Mitra, R.A. Rutenbar, L.R. Carley and D.J. Allstot, "A methodology for rapid estimation of substrate-coupled switching noise," Proc. IEEE Custom IC Confemrre, 1995.
	73	N.K. Verghese, D.J. Allstot, M.A. Wolfe, "Fast parasitic extraction for substrate coupling in mixed-signal ICs," Proc. ~ Custom IC Confemnve, 1995.
	74	Ivan L. Wemple , Andrew T. Yang, Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.439-444, June 12-16, 1995, San Francisco, California, United States  [doi>10.1145/217474.217567]
	75	Nishath K. Verghese , David J. Allstot, SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.194-198, November 05-09, 1995, San Jose, California, United States
	76	Nishath K. Verghese , Timothy J. Schmerbeck , David J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, Kluwer Academic Publishers, Norwell, MA, 1995
	77	T. Smedes , N. P. van der Meijs , A. J. van Genderen, Extraction of circuit models for substrate cross-talk, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.199-206, November 05-09, 1995, San Jose, California, United States
	78	Kevin J. Kerns , Ivan L. Wemple , Andrew T. Yang, Stable and efficient reduction of substrate model networks using congruence transforms, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.207-214, November 05-09, 1995, San Jose, California, United States
	79	N.K. Verghese, D.J. Allstot, M.A. Wolfe, "Verification techniques for substrate coupling and their application to mixed signal IC design," ~~ vol. 3 1, no. 3, March 1996.
	80	R. Gharpurey and R.G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," ~ ~ vol. 31, no. 3, March 1996.
	81	P. Milliozzi, L. Carloni, E. Charbon and A. L. Sangiovanni-Vmcentelli, "SUBWAVE: A methodology for modeling digital substrate noise injection in mixed-signal Ifs," Proc. ~ Custom IC Confem~ 1996.
	82	Paolo Miliozzi , Iasson Vassiliou , Edoardo Charbon , Enrico Malavasi, Use of sensitivities and generalized substrate models in mixed-signal IC design, Proceedings of the 33rd annual conference on Design automation, p.227-232, June 03-07, 1996, Las Vegas, Nevada, United States  [doi>10.1145/240518.240560]
	83	Edoardo Charbon , Ranjit Gharpurey , Alberto Sangiovanni-Vincentelli , Robert S. Meyer, Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.455-462, November 10-14, 1996, San Jose, California, United States
	84	T, Tsukada, K. M. Makie-Fukuda, "Approaches to reducing Digital Noise Coupling in CMOS Mixed Signal LSIs," IEICE TransttCions on F~als of b2etCmnics, Cotmmadtra~'ns, and Computer ~etr~, vol. E80-A, No. 2, Feb. 1997.
	85	N. K. Verghese and D.J. Allstot, "Verification of RF and mixedsignal integrated circuits for substrate coupling effects," Proc. Custom IC Conference, 1997. System-Level Mixed-Signal Placement and Routing
	86	C. D. Kimble, et al., "Analog autorouted VLSI," Proc. ACM/ IEEE CICC., June 1985.
	87	A.E. Dunlop et al, "Features in the LTX2 for analog layout," Proc. ~ ISCAS 1985.
	88	H. H. Chen and E. Kuh, "Glitter: A Gridless Variable Width Channel Router," ~ Trims. CAD, vol. CAD-5, no. 4, pp. 459- 4-65, Oct. 1986.
	89	J. Ymka. R. Hedman. G. Koehler and K. Lading, "A device level auto place and wire methodology for analog and digital masterslices," ~ ISaaC Digest of Technical Priers, 1988.
	90	R. S. Gyurcsik, J. C. Jeen, "A generalized approach to routing mixed analog and digital signal nets in a channel," ~ Vol. 24, No. 2, pp. 436-442, Apr. 1989.
	91	U. Chowdhury and A. Sangiovanni-Vincentelli, "Use of Performance Sensitivities in Routing Analog Circuits," Proc. IEEE ~AS~ pp. 348-351, May 1990.
	92	Umakanta Choudhury , A. Sangiovanni-Vincentelli, Constraint generation for routing analog circuits, Proceedings of the 27th ACM/IEEE conference on Design automation, p.561-566, June 24-27, 1990, Orlando, Florida, United States  [doi>10.1145/123186.123403]
	93	Sujoy Mitra , Sudip K. Nag , Rob A. Rutenbar , L. Richard Carley, System-level routing of mixed-signal ASICs in WREN, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.394-399, November 1992, Santa Clara, California, United States
	94	U. Choudhury, A. S angiovann-Vincentelli, "Constraint-based channel routing for analog and mixed analog/digital circuits," f/kms. CAD, Vol. 12, No. 4, pp. 497-510, Apr. 1993.
	95	S. Mitra, R. A. Rutenbar, L. R. Carley, D.J. Allstot, "Substrate aware mixed-signal macrocell placement in WRIGHT" Proc. Custom IC Confetmtg 1994.
	96	S. Mitra, R. A. Rutenbar, L. R. Carley, D.J. Allstot, "Substrateaware mixed-signal macrocell placement in WRIGHT," IEEE Vol. 30, No. 3, pp. 269-278, Mar. 1995. Mixed-Signal Power Distribution Layout
	97	B.R. Stanisic, R.A. Rutenbar and L.R. Carley, "Power distribution synthesis for analog and mixed signal ASICs in RAIL," Proc. ?b?b~ Custom IC Conf~ 1993.
	98	B.R. Stanisic, R.A. Rutenbar and L.R. Carley, "Mixed-Signal Noise Decoupling via simultaneous power distribution design and cell customization in RAIL," Proc. ~ Otstom IC Conference, 1994.
	99	B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, L. R. Carley, D. J. Allstot, "Addressing substrate coupling in mixed-mode IC's: simulation and power distribution synthesis", ~ ~ Vol. 29, No. 3, Mar. 1994.
	100	B.R. Stanisic, R.A. Rutenbar and L.R. Carley, "Addressing noise decoupling in Mixed-Signal ICs: Power distribution design and ee// customization," ~ ~ vol. 30, no. 3, March 1995.
	101	B.R. Stanisic, R.A. Rutenbar and L.R. Carley, Synthes/s of Power Distribution to Manage S~ond Integrity in M~S~ond ICs, Kluwer Academic Publishers, NorweU MA, 1996.
	102	Howard H. Chen , David D. Ling, Power supply noise analysis methodology for deep-submicron VLSI chip design, Proceedings of the 34th annual conference on Design automation, p.638-643, June 09-13, 1997, Anaheim, California, United States  [doi>10.1145/266021.266307]
	103	R. A. Rutenbar , L. R. Carley , P. C. Maulik , E. S. Ochotta , T. Mukherjee , B. Basaran , S. Mitra , S. K. Nag , B. R. Stanisic, Synthesis and layout for analog and mixed-signal ICs in the ACACIA system, Analog circuit design: low-noise, low-power, low-voltage; mixed-mode design with CAD tools; voltage, current and time references, Kluwer Academic Publishers, Norwell, MA, 1995
	104	Iasson Vassiliou , Henry Chang , Alper Demir , Edoardo Charbon , Paolo Miliozzi , Alberto Sangiovanni-Vincentelli, A video driver system designed using a top-down, constraint-driven methodology, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.463-468, November 10-14, 1996, San Jose, California, United States
	105	E. Malavasi, E. Felt, E. Charbon and A. Sangiovanni-Vincentelli, "Automation of IC Layout with Analog Constraints," IEE~ Trims. CAD, vol. 15, no. 8, August 1996.
	106	H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, I. Vassiliou, A Top- Down, Constraint.Driven Design Methodology for Analog Inte~ grated Circuits, Kluwer Academic Publishers, Norwell, MA, 1997. Field Programmable Analog Arrays
	107	Massimo A. Sivilotti, A dynamically configurable architecture for prototyping analog circuits, Proceedings of the fifth MIT conference on Advanced research in VLSI, p.237-258, January 1988, Cambridge, Massachusetts, United States
	108	E.K.E Lee and P.G. Gulak, "A field programmable analog army based on MOSFET transconductors," ~n/es Letters, Vol. 28, no. 1, Jan. 2, 1992.
	109	E.K.E Lee and P.G. Gulak, "A transconductor-based field programmable analog array," IEEE ISSCC Digest of Technical Pqoets, Feb., 1995
	110	H.W. Klein, "Circuit development using EPAC technology: an ana/og FPGA," Proc. of the SPIE, International Society for Opti. ca/ Eng/neer/ng, vol. 2607, 1995.
	111	Adrian Bratt , Ian Macbeth, Design and implementation of a field programmable analogue array, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.88-93, February 11-13, 1996, Monterey, California, United States  [doi>10.1145/228370.228383]
	112	Paul Chow , P. Glenn Gulak, A field-programmable mixed-analog-digital array, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.104-109, February 12-14, 1995, Monterey, California, United States  [doi>10.1145/201310.201327]
	113	C. A. Looby , C. Lyden, A CMOS continuous-time field programmable analog array, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.137-141, February 09-11, 1997, Monterey, California, United States  [doi>10.1145/258305.258329]
	114	S.D. Brown, R.J. Francis, J. Rose and Z.G. Vranesic, Fte/d Progrtmmmb/e Gate Amtys, Kluwer Academic Pub., Norwell MA, 1992.

• Data structures for quadtree approximation and compression Communications of the ACM   28, 9
  Hanan Samet
  
  
• A hierarchical single-key-lock access control using the Chinese remainder theorem Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
  Kim S. Lee ,  Huizhu Lu ,  D. D. Fisher
  
  
• Putting innovation to work: adoption strategies for multimedia communication systems Communications of the ACM   34, 12
  Ellen Francik ,  Susan Ehrlich Rudman ,  Donna Cooper ,  Stephen Levine
  
  
• The GemStone object database management system Communications of the ACM   34, 10
  Paul Butterworth ,  Allen Otis ,  Jacob Stein
  
  
• An intelligent component database for behavioral synthesis Proceedings of the 27th ACM/IEEE conference on Design automation
  Gwo-Dong Chen ,  Daniel D. Gajski