On-chip inductance modeling and analysis

ABSTRACT

With operating frequencies approaching the gigahertz range, inductance is becoming an increasingly important consideration in the design and analysis of on-chip interconnect. We present an accurate technique for modeling and analyzing the effects of parasitic inductance on power grid noise, signal delay and crosstalk. We propose a detailed circuit model composed of interconnect resistance, inductance and distributed capacitance, device decoupling capacitances, quiescent activity in the grid, pad locations, and pad/package inductance which accurately determines current distribution and, hence, on-chip inductive effects, and proves superior to the traditional simplified loop inductance approach. The model uses partial inductances, computed using an analytical formula for a pair of parallel rectangular conductors spaced in any relative position. We present experimental results, obtained from simulations of industrial circuits, that show the importance of various model components while analyzing on-chip inductance. We also propose a simple sparsification technique to handle large, dense partial inductance matrices.

References

1. 1.Deutsch, A., et al, "When are Transmission-Line Effects Important for On-Chip Interconnections?," IEEE Transactions on MTT, Oct. 1997, pp 1836-1847
2. 2.Krauter, B., et al., "Layout Based Frequency Depended Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis," DAC, June 1998, pp303-308
3. 3.Sinha, A., et al, "Mesh-Structured On-Chip Power/Ground: Design for Minimum Inductance and Characterization for Fast R, L Extraction," CICC, May 1999, pp 461-464
4. 4.Massoud, Y., et al, "Layout Techniques for Minimizing On-Chip Interconnect Self-Inductance," DAC, June 1998, pp 566-571
5. 5.Kamon, M., et al, "FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program," IEEE Transactions on MTT, Sept. 1994, pp 1750-1758
6. 6.Ruehli, A. E., "Inductance Calculations in a Complex Integrated Circuit Environment," IBM Journal of Research and Development, Sept. 1972, pp 470-481
7. 7.He, L., et al, "An Efficient Inductance Modeling for Onchip Interconnects," CICC, May 1999, pp 457-460
8. 8.Sinclair, A. J., et al, "Analysis and Design of Transmission- Line Structures by means of the Geometric Mean Distance," IEEE Africon, Sept. 1996, pp 1062-1065
9. 9.Grover, F. W., Inductance Calculations: Working Formulas and Tables, Dover Publications, New York, 1946.
10. 10.Hoer C., et al, "Exact Inductance Equations for Rectangular Conductors with Applications to More Complicated Geometries," Journal of Research of the National Bureau of Standards, April-June 1965, pp 127-137
11. 11.Krauter, B., et al., "Generating Sparse Partial Inductance Matrices with guaranteed Stability," ICCAD, Nov. 1995, pp45-52
12. 12.He Z., et al, "SPIE: Sparse Partial Inductance Extraction," DAC, June 1997, pp 137-140
13. 13.Shepard, K. L., et al, "Return-Limited Inductances: A Practical Approach to On-Chip Inductance Extraction," CICC, May 1999, pp 453-456
14. 14.Beattie, M. W., et al, "IC Analyses Including Extracted Inductance Models," DAC, June 1999, pp 915-920
15. 15.Krauter, B., et al., "Including Inductive Effects in Interconnect Timing Analysis," CICC, May 1999, pp 445-452
16. 16.Odabasioglu A., et al, "PRIMA: Passive Reduced-order Interconnect Macromodeling Algorithm," ICCAD 1997, pp 58-65

Index Terms

• Applied computing

  • Physical sciences and engineering

    • Engineering

• Hardware

  • Emerging technologies

  • Hardware validation

    • Functional verification

      • Simulation and emulation

  • Robustness