Efficient performance prediction for modern microprocessors

ABSTRACT

Generating an accurate estimate of the performance of a program on a given system is important to a large number of people. Computer architects, compiler writers, and developers all need insight into a machine's performance. There are a number of performance estimation techniques in use, from profile-based approaches to full machine simulation. This paper discusses a profile-based performance estimation technique that uses a lightweight instrumentation phase that runs in order number of dynamic instructions, followed by an analysis phase that runs in roughly order number of static instructions. This technique accurately predicts the performance of the core pipeline of a detailed out-of-order issue processor model while scheduling far fewer instructions than does full simulation. The difference between the predicted execution time and the time obtained from full simulation is only a few percent.

REFERENCES

• 1: Robert C. Bedichek, Talisman: fast and accurate multicomputer simulation, ACM SIGMETRICS Performance Evaluation Review, v.23 n.1, p.14-24, May 1995
• 2: D. Burger and T.M. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Technical Report #1342, June 1997.
• 3: Thomas Ball , James R. Larus, Optimally profiling and tracing programs, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1319-1360, July 1994 [doi>10.1145/183432.183527]
• 4: Thomas Ball , James R. Larus, Efficient path profiling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.46-57, December 02-04, 1996, Paris, France
• 5: A. Chamas, A. Dalai, P. deDood, et el. A 64b microprocessor with multimedia support. In Proceedings of the 1EEE International SolM-State Cirruits Conference, pp. 178-179, February 1995.
• 6: Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, ACM SIGMETRICS Performance Evaluation Review, v.22 n.1, p.128-137, May 1994
• 7: R.P. Colwelt and R.L. Steck. A 0.6mu m BiCMOS processor with dynamic execution. In Proceedings of the 1995 IEEE International Solid-State Circuits Conference, pp. 176-177, February 1995.
• 8: R.B. Garner, A. Agrawal, F. Briggs, et al. The sealable processor architecture (SPARC). In Proceedings of the 33rd IEEE Computer Society International Conference, pp. 278- 283, March 1988.
• 9: B.A. Gieseke, R.L. Allmon, D.W. Bailey, et el. A 600 Mhz supersealar RISC microprocessor with out-of-order execution. In Proceedings of the 1997 1EEE international Solid- State Circuits Conference, pp. 176-177, February 1997.
• 10: A. J. Goldberg , J. L. Hennessy, Mtool: An Integrated System for Performance Debugging Shared Memory Multiprocessor Applications, IEEE Transactions on Parallel and Distributed Systems, v.4 n.1, p.28-40, January 1993 [doi>10.1109/71.205651 ]
• 11: D.E. Knuth. An empirical study of FORTRAN programs. Software Practice and Experience, vol. 1, pp. 105-133, 1971.
• 12: Donald E. Knuth, The art of computer programming, volume 1 (3rd ed.): fundamental algorithms, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1997
• 13: Gerry Kane , Joe Heinrich, MIPS RISC architectures, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
• 14: D.E. Knuth and F.R. Stevenson. Optimal measurement points for program frequency counts. BIT, voI. 13, pp. 313-322, 1973.
• 15: James R. Larus , Eric Schnarr, EEL: machine-independent executable editing, ACM SIGPLAN Notices, v.30 n.6, p.291-300, June 1995
• 16: Computer Staff, Efficient program tracing, Computer, v.26 n.5, p.52-61, May 1993 [doi>10.1109/2.211900]
• 17: P.S. Magnusson, E Dahlgren, H. G-rahn, et al. SimlCS/sun4m: A Virtual Workstation, In Proceedings of the Usenix Annual Technical Conference, June 1998.
• 18: MIPS Computer Systems. UMIPS- V Reference Manual (pixie and pixstats). MIPS Computer Systems, Sunnyvale, CA. 1990.
• 19: David James Ofelt , John L. Hennessy, Efficient performance prediction for modern microprocessors, 1999
• 20: V.S. Pai, P. Ranganathan, and S.V. Adve. RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In the Proceedings of the 3rd Wor~hop on Computer Architecture Education, February 1997.
• 21: Mendel Rosenblum , Stephen A. Herrod , Emmett Witchel , Anoop Gupta, Complete Computer System Simulation: The SimOS Approach, IEEE Parallel & Distributed Technology: Systems & Technology, v.3 n.4, p.34-43, December 1995 [doi>10.1109/88.473612 ]
• 22: V. Sarkar, Determining average program execution times and their variance, ACM SIGPLAN Notices, v.24 n.7, p.298-312, July 1989
• 23: Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, ACM SIGPLAN Notices, v.29 n.6, p.196-205, June 1994
• 24: Eric Schnarr , James R. Larus, Fast out-of-order processor simulation using memoization, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.283-294, October 02-07, 1998, San Jose, California, United States
• 25: Standard Performance Evaluation Corporation. The SPEC benchmark suite, http://www.~bench.org.
• 26: Emmett Witchel , Mendel Rosenblum, Embra: fast and flexible machine simulation, ACM SIGMETRICS Performance Evaluation Review, v.24 n.1, p.68-79, May 1996
• 27: Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996 [doi>10.1109/40.491460 ]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Microprocessor/microcomputer applications

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

General Terms:
Algorithms, Design, Measurement, Performance, Reliability, Standardization, Theory