HLS: combining statistical and symbolic simulation to guide microprocessor designs

ABSTRACT

As microprocessors continue to evolve, many optimizations reach a point of diminishing returns. We introduce HLS, a hybrid processor simulator which uses statistical models and symbolic execution to evaluate design alternatives. This simulation methodology allows for quick and accurate contour maps to be generated of the performance space spanned by design parameters. We validate the accuracy of HLS through correlation with existing cycle-by-cycle simulation techniques and current generation hardware. We demonstrate the power of HLS by exploring design spaces defined by two parameters: code properties and value prediction. These examples motivate how HLS can be used to set design goals and individual component performance targets. Additionally, these traces are not as susceptible to transient behavior because they are restricted to frequently executed code. Empirical results show that on average this mechanism can achieve better instruction fetch rates using only 12KB of hardware than a trace cache requiring 15KB of hardware, while producing long, persistent traces more suited to optimization.

REFERENCES

• BA97: Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997 [doi>10.1145/268806.268810]
• CRT99: Brad Calder , Glenn Reinman , Dean M. Tullsen, Selective value prediction, Proceedings of the 26th annual international symposium on Computer architecture, p.64-74, May 01-04, 1999, Atlanta, Georgia, United States
• CS98: Richard Carl and J.E. Smith. Modeling supersclar processors via statisical simulation. Performance Analysis and it's Impact on Design (PAID) Workshop, June 1998.
• CWW76: Curnow, H. J. Wichmann, and B.A. Wichmann. A synthetic benchmark. The Computer Journal, 1976.
• GM98: Freddy Gabbay , Avi Mendelson, The effect of instruction fetch bandwidth on value prediction, Proceedings of the 25th annual international symposium on Computer architecture, p.272-281, June 27-July 02, 1998, Barcelona, Spain
• JES: Personal communication with J.E. Smith, Daniel Sorin, and David Wood.
• Jou89: N. P. Jouppi, The Nonuniform Distribution of Instruction-Level and Machine Parallelism and its Effect on Performance, IEEE Transactions on Computers, v.38 n.12, p.1645-1658, December 1989 [doi>10.1109/12.40844 ]
• LS96: Mikko H. Lipasti , John Paul Shen, Exceeding the dataflow limit via value prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.226-237, December 02-04, 1996, Paris, France
• LWY00: Sang-Jeong Lee, Yuan Wang, and Pen-Chung Yew. Decoupled value prediction on trace processors. In International Symposium on High-Performance Computer Architecture HPCA6, Toulouse, France, Janurary 2000. ACM.
• MGS99: Tarun Nakra , Rajiv Gupta , Mary Lou Soffa, Value prediction in VLIW machines, Proceedings of the 26th annual international symposium on Computer architecture, p.258-269, May 01-04, 1999, Atlanta, Georgia, United States
• NS94: Derek B. Noonburg , John P. Shen, Theoretical modeling of superscalar processor performance, Proceedings of the 27th annual international symposium on Microarchitecture, p.52-62, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192730]
• NS97: Derek B. Noonburg , John Paul Shen, A Framework for Statistical Modeling of Superscalar Processor Performance, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.298, February 01-05, 1997
• SS97: Yiannakis Sazeides , James E. Smith, The predictability of data values, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.248-258, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• TS99: Dean M. Tullsen , John S. Seng, Storageless value prediction using prior register values, Proceedings of the 26th annual international symposium on Computer architecture, p.270-279, May 01-04, 1999, Atlanta, Georgia, United States
• Wei94: Reinhold P. Weicker, Dhrystone: a synthetic systems programming benchmark, Communications of the ACM, v.27 n.10, p.1013-1030, Oct 1984 [doi>10.1145/358274.358283]
• ZLTI96: Marco Zagha , Brond Larson , Steve Turner , Marty Itzkowitz, Performance analysis using the MIPS R10000 performance counters, Proceedings of the 1996 ACM/IEEE conference on Supercomputing (CDROM), p.16-es, January 01-01, 1996, Pittsburgh, Pennsylvania, United States [doi>10.1145/369028.369059]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.2 ARITHMETIC AND LOGIC STRUCTURES

Additional Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES

General Terms:
Experimentation, Measurement, Performance