Hendrawan Soeleman
ABSTRACT
Digital sub-threshold logic circuits have recently been proposed for applications in the ultra-low power end of the design spectrum, where the performance is of secondary importance. To improve switching performance of the sub-threshold logic family with comparable energy/switching, we propose the use of sub-DTMOS (sub-threshold Dynamic Threshold MOS) transistors. The stability of sub-threshold DTMOS logic to temperature and process variations eliminates the need of additional stabilization scheme that may be required for regular sub-threshold MOS logic families to ensure proper operation in the sub-threshold region.
- 1.A. Chandrakasan et.al., "Minimizing Power Consumption in Digital CMOS circuits", Proceedings of the IEEE, vol. 83, n. 4, April 1995.Google Scholar
- 2.J. Rabaey et. al., editor, Low Power Design Methodologies, Kluwer Academic Publishers, 1996.Google Scholar
- 3.H. Soeleman and K. Roy, "Ultra-low Power Digital Subthreshold Logic Circuits", in International Symposium on Low Power Electronics and Design, pp. 94-96, 1999. Google ScholarDigital Library
- 4.T. Kobayashi and T. Sakurai, "Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation", in Custom Integrated Circuits Conference, pp. 271-274, May 1994.Google ScholarCross Ref
- 5.T. Kuroda et. al., "A 0.9-V, 150-MHz, 10-mW, 4-mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme", IEEE Journal of Solid-State Circuits, vol. 31, n. 11, pp. 1770-1779, November 1996.Google ScholarCross Ref
- 6.A. Sabnis and J. Clemens, "Characterization of the Electron Mobility in the Inverted < 100 > Si Surface", in Intl. Electron Devices Meeting, pp. 18-21, December 1979.Google Scholar
- 7.F. Assaderaghi et. al., "A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation", in Intl. Electron Devices Meeting, pp. 809-812, 1994.Google Scholar
- 8.H. Kotaki et. al., "Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS", in Intl. Electron Devices Meeting, pp. 459-462, 1996.Google ScholarCross Ref
Index Terms
- Robust ultra-low power sub-threshold DTMOS logic
Recommendations
Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and designThis work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...
Robust subthreshold logic for ultra-low power operation
Special issue on low power electronics and designDigital subthreshold logic circuits can be used for applications in the ultra-low power end of the design spectrum, where performance is of secondary importance. In this paper, we propose two different subthreshold logic families: 1) variable threshold ...
Device optimization for ultra-low power digital sub-threshold operation
ISLPED '04: Proceedings of the 2004 international symposium on Low power electronics and designDigital circuits operated in the sub-threshold region (supply voltage less than the transistor threshold voltage) can have orders of magnitude power advantage over standard CMOS circuits for applications requiring ultra-low power and medium frequency of ...
Comments