High-level library mapping for memories

ABSTRACT

We present high-level library mapping, a technique that synthesizes a source memory module from a library of target memory modules. In this paper, we define the problem of high-level library mapping for memories, identify and solve the three subproblems associated with this task, and finally combine these solutions into a suite of two memory mapping algorithms. Experimental results on a number of memory-intensive designs demonstrate that our memory mapping approach generates a wide variety of cost-effective designs, often counter-intuitive ones, based on a user-given cost function, the target library, and the mapping algorithm used.

REFERENCES

• 1: ADVANCED MICRO DEVICES. 1993. Am2901c: Four-bit bipolar microprocessor slice. Advanced Micro Devices, Sunnyvale, CA, CA.
• 2: Florin Balasa , Francky Catthoor , Hugo de Man, Exact evaluation of memory size for multi-dimensional signal processing systems, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.669-672, November 07-11, 1993, Santa Clara, California, United States
• 3: Florin Balasa , Francky Catthoor , Hugo De Man, Dataflow-driven memory allocation for multi-dimensional signal processing systems, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.31-34, November 06-10, 1994, San Jose, California, United States
• 4: BAKSHI, S. AND GAJSKI, D. 1995. A memory selection algorithm for high-performance pipelines. Tech. Rep. 95-03. University of California at Irvine, Irvine, CA.
• 5: CASCADE DESIGN AUTOMATION. 1992. Cascade Design Automation Databook. Cascade Design Automation, Bellevue, WA.
• 6: Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
• 7: DUTT, N. AND JHA, P. 1993. RT component sets for high-level design applications. In Proceedings of the First Asia Pacific Conference on HDL Standards and Applications, (Dec. 1993),
• 8: Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
• 9: David Karchmer , Jonathan Rose, Definition and solution of the memory packing problem for field-programmable systems, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.20-26, November 06-10, 1994, San Jose, California, United States
• 10: Taewhan Kim , C. L. Liu, Utilization of multiport memories in data path synthesis, Proceedings of the 30th international conference on Design automation, p.298-302, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164900]
• 11: Jae S. Lim, Two-dimensional signal and image processing, Prentice-Hall, Inc., Upper Saddle River, NJ, 1990
• 12: LIPPENS, P. E. R., MEERBERGER, J., VAN DER WERF, A., VERHAEGH, W. F. J., AND MCSWEENEY, B. T. 1991. Memory synthesis for high-speed DSP applications. In Proceedings of the IEEE Conference on Custom Integrated Circuits (May 1991), IEEE Computer Society Press, Los Alamitos, CA, 1-4.
• 13: P. E. R. Lippens , J. L. van Meerbergen , W. F. J. Verhaegh , A. van der Werf, Allocation of multiport memories for hierarchical data stream, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.728-735, November 07-11, 1993, Santa Clara, California, United States
• 14: MARWEDEL, P. AND LANDWEHR, B. 1995. RAM-based architectural synthesis. In Novel Approaches in Logic and Architecture Synthesis, G. Saucier, Ed. Chapman & Hall, London, UK.
• 15: RAMACHANDRAN, L., GAJSKI, D., AND CHAIYAKUL, V. 1993. An algorithm for array variable clustering. In Proceedings of the IEEE European Conference on Design Automation (EURO-DAC '93), IEEE Computer Society Press, Los Alamitos, CA.
• 16: Herman Schmit , Donald E. Thomas, Array mapping in behavioral synthesis, Proceedings of the 8th international symposium on System synthesis, p.90-95, September 13-15, 1995, Cannes, France [doi>10.1145/224486.224508]
• 17: THORDARSON, A. AND GAJSKI, D. 1995. Manual synthesis of the MPEG algorithm. Tech. Rep. 95-8. University of California at Irvine, Irvine, CA.
• 18: TEXAS INSTRUMENTS. 1994. Semiconductor group distribution, USA and Canada suggested resale pricing guide. Texas Instruments, Austin, TX.
• 19: TOSHIBA CORP. 1990. Toshiba ASIC gate array library. Toshiba Corp., Tokyo, Japan.
• 20: XILINX. 1993. Development system libraries guide. Xilinx, San Jose, CA.
• 21: VLSI TECHNOLOGY, INC. 1991. VDP300 CMOS datapath library. VLSI Technologies, Inc..

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles
          Subjects: Primary memory

Additional Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design
          Subjects: Memory design
      B.5.2 Design Aids
          Subjects: Automatic synthesis

General Terms:
Algorithms, Design, Experimentation, Performance

Keywords:
high-level synthesis, memory libraries, technology-mapping