Firefly: a multiprocessor workstation

Abstract

Firefly is a shared-memory multiprocessor workstation that contains from one to seven MicroVAX 78032 processors, each with a floating point unit and a sixteen kilobyte cache. The caches are coherent, so that all processors see a consistent view of main memory. A system may contain from four to sixteen megabytes of storage. Input-output is done via a standard DEC QBus. Input-output devices are an Ethernet controller, fixed disks, and a monochrome 1024 x 768 display with keyboard and mouse. Optional hardware includes a high resolution color display and a controller for high capacity disks. Figure 1 is a system block diagram.The Firefly runs a software system that emulates the Ultrix system call interface. It also supports medium- and coarse-grained multiprocessing through multiple threads of control in a single address space. Communications are implemented uniformly through the use of remote procedure calls.This paper describes the goals, architecture, implementation and performance analysis of the Firefly. It then presents some measurements of hardware performance, and discusses the degree to which SRC has been successful in producing software to take advantage of multiprocessing.

References

1. James Archibald and Jean-Loup Baer. Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model. ACM Transactions on computer Systems 4(4):273--298, November, 1986.
2. D. W. Dobberpuhl, R. M. Supnik, and R. T. Witek. The Micro VAX 78032 Chip, a 32 Bit Microprocessor. Digital Technical Journal, March, 1986.
3. J. S. Emer and D. W. Clark. A Characterization of Processor Performance in the VAX-11/780. In Proceedings of the 10th Annual Symposium on Computer Architecture, pages 301--310. IEEE, June, 1984.
4. Dan Ingalls. The Smalltalk Graphics Kernel. Byte 6(8):168--194, August, 1981.
5. William Joy. Computer Workstation Architecture: 1982--1992. In Proceedings of the Conference on New Frontiers in Computer Architecture. Citicorp/TTI, 3100 Ocean Park Blvd., Santa Monica, California, 90405, March, 1986.
6. R. H. Katz, S. J. Eggers, D. A. Wood, C. L. Pekins, and R. G. Sheldon. Implementing a Cache Consistency Protocol. In Proceedings of the 12th International Symposium on Computer Architecture. IEEE, 1985.
7. E. M. McCreight. The Dragon Computer System, an Early Overview. In NATO Advanced Study Institute on Microarchitecture of VLSI Computers. July, 1984.
8. Paul Rovner, Roy Levin, and John Wick. On Extending Modula-2 For Building Large, Integrated Systems. Technical Report 3, DEC Systems Research Center, January, 1985.
9. Daniel P. Siewiorek, C. Gordon Bell, and Allen Newell. Computer Structures, Principles and Examples. McGraw-Hill, 1982.
10. A. J. Smith. Cache Memories. ACM Computing Surveys 14(3): 473--530, September, 1982.
11. Niklaus Wirth. Programming in Modula-2. Springer-Verlag, third edition 1985.

Index Terms

• Computer systems organization

  • Architectures

    • Other architectures

  • Dependable and fault-tolerant systems and networks

• General and reference

  • Cross-computing tools and techniques

    • Performance

• Networks

  • Network performance evaluation