Cache conscious data layout organization for embedded multimedia applications

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Cache conscious data layout organization for embedded multimedia applications

Full text

Pdf (146 KB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Munich, Germany

Pages: 686 - 693

Year of Publication: 2001

ISBN:0-7695-0993-2

Authors

C. Kulkarni	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium and Katholieke Universiteit Leuven
C. Ghez	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
M. Miranda	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
F. Catthoor	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium and Katholieke Universiteit Leuven
H. de Man	IMEC, Kapeldreef 75, B-3001 Leuven, Belgium and Katholieke Universiteit Leuven

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
ECSI :
IEEE-CS\DATC : IEEE Computer Society
RAS : RAS
EDAC : Electronic Design Automation Consortium
IEEE-CS\TTTC : Test Technology Technical Council
IFIP WG 10.5 : IFIP WG 10.5
EDAA : European Design Automation Association

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 14, Citation Count: 8

Additional Information:

references cited by index terms collaborative colleagues peer to peer

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTex EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	P.Baglietto, M.Maresca and M.Migliardi, "Image processing on highperformance RISC systems", Proc. of the IEEE, vol. 84, no. 7, pp.917- 929, july 1996.
	2	Vasudev Bhaskaran , Konstantinos Konstantinides, Image and Video Compression Standards: Algorithms and Architectures, Kluwer Academic Publishers, Norwell, MA, 1997
	3	P.Clauss, B.Meister, "Automatic memory layout transformation to optimize spatial locality in parametrized loop nests", 4th Annual Workshop on Interaction between Compilers and Comp. Arch. (INTERACT- 4), Toulouse, France, Jan 2000.
	4	J.Covino, J.Connor, D.Evans, A.Roberts, M.Robillard, J.Sousa, L.Ternullo, "A 2ns zero wait state, 32KB semi-associative L1 cache", IEEE Intl Solid State Circuits Conference (ISSCC-96), pp. 154-155, 1996.
	5	E.De Greef, "Storage size reduction for multimedia applications", Doctoral Dissertation, Dept. of EE, K.U.Leuven, January 1998.
	6	Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
	7	C.Ghez, M.Miranda, A.Vandecappelle, F.Catthoor, D.Verkest, "Systematic high-level address code transformations for piece-wise linear indexing: illustration on a medical imaging algorithm", Proc. IEEE Wsh. on Signal Processing Systems (SIPS), Lafayette LA, IEEE Press, Oct. 2000.
	8	Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.4, p.703-746, July 1999 [doi>10.1145/325478.325479]
	9	N.Jouppi, et al. , "A 300-MHz 115-W 32-b bipolar ECL microprocessor", In IEEE Journal of solid-state circuits, pp. 1152-1165, Nov 1993.
	10	Mahmut Kandemir , J. Ramanujam , Alok Choudhary, Improving Cache Locality by a Combination of Loop and Data Transformations, IEEE Transactions on Computers, v.48 n.2, p.159-167, February 1999 [doi>10.1109/12.752657 ]
	11	Chidamber Kulkarni , Francky Catthoor , Hugo De Man, Advanced Data Layout Optimization for Multimedia Applications, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.186-193, May 01-05, 2000
	12	C.Kulkarni, F.Catthoor, H.De Man, "Cache optimization for multimedia applications", Doctoral Dissertation, Dept. of EE, K.U.Leuven, February 2001.
	13	Code Transformations for Low Power Caching in Embedded Multimedia Processors, Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium, p.292, March 30-April 03, 1998
	14	D.Kulkarni, M.Stumm, "Linear loop transformations in optimizing compilers for parallel machines", The Australian computer journal, pp.41-50, may 1995.
	15	Monica D. Lam , Edward E. Rothberg , Michael E. Wolf, The cache performance and optimizations of blocked algorithms, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.63-74, April 08-11, 1991, Santa Clara, California, United States
	16	N.Manjikian and T.Abdelrahman, "Array data layout for reduction of cache conflicts", Intl. Conference on Parallel and Distributed Computing Systems, 1995.
	17	George L. Nemhauser , Laurence A. Wolsey, Integer and combinatorial optimization, Wiley-Interscience, New York, NY, 1988
	18	Preeti Ranjan Panda , Alexandru Nicolau , Nikil Dutt, Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration, Kluwer Academic Publishers, Norwell, MA, 1998
	19	John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
	20	Gabriel Rivera , Chau-Wen Tseng, Compiler optimizations for eliminating cache conflict misses, University of Maryland at College Park, College Park, MD, 1997
	21	D.Burger, T.Austin, "The Simplescalar Toolset", Version 2.0, online document available at http://ww.cs.wisc.edu/ mscalar/simplescalar.html.

CITED BY 8

	Mihir Choudhury , Kyle Ringgenberg , Scott Rixner , Kartik Mohanram, Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau , Francky Catthoor , Arnout Vandecappelle , Erik Brockmeyer , Chidamber Kulkarni , Eddy De Greef, Data Memory Organization and Optimizations in Application-Specific Systems, IEEE Design & Test, v.18 n.3, p.56-68, May 2001
	Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
	Eric Senn , Johann Laurent , Nathalie Julien , Eric Martin, Softexplorer: estimating and optimizing the power and energy consumption of a C program for DSP applications, EURASIP Journal on Applied Signal Processing, v.2005 n.1, p.2641-2654, 1 January 2005
	Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, DRDU: A data reuse analysis technique for efficient scratch-pad memory management, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.15-es, April 2007
	C. Piguet , M. Renaudin , T. Omnés, Low-power systems on chips (SOCs), Proceedings of the conference on Design, automation and test in Europe, p.488, March 2001, Munich, Germany
	M. Kandemir , J. Ramanujam , U. Sezer, Improving the energy behavior of block buffering using compiler optimizations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.228-250, January 2006
	M. Miranda , C. Ghez , C. Kulkarni , F. Catthoor , D. Verkest, Systematic speed-power memory data-layout exploration for cache controlled embedded multimedia applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada