- 1.Synopsys Inc., 700 E. Middlefield Rd., Mountain View, CA94043, USA, COSSAP User' s Manaul.Google Scholar
- 2.R. Lauwereins, M. Engels, J. A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, "GRAPE: A CASE Tool for Digital Signal Parallel Processing", IEEE ASSP Magazine, vol. 7, (no.2):32- 43, April, 1990Google ScholarCross Ref
- 3.J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschimitt, "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems", Int. Journal of Computer Simulation, special issue on "Simulation Software Development", vol. 4, pp. 155-182, April, 1994.Google Scholar
- 4.S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, "APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations", DAES, vol. 2, no. 1, pp. 33-60, January, 1997Google Scholar
- 5.S. Ritz, M. Willems, H. Meyr, "Scheduling for Optimum Data Memory Compaction in Block Diagram Oriented Software Synthesis", Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, p.2651-2653, 1995Google Scholar
- 6.E. A. Lee and D. G.Messerschimitt, "Synchronous Data Flow", Proceedings of the IEEE, vol. 75, no. 9, pp. 1235-1245, 1987Google ScholarCross Ref
Recommendations
Sharing memory in banyan-based ATM switches
We study a multistage ATM switch in which shared-memory switching elements are arranged in a banyan topology. By “shared-memory,” we mean that each switching element uses output queueing and shares its local cell buffer memory among all its ...
Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation
Nonvolatile memories such as Flash memory, phase change memory (PCM), and magnetic random access memory (MRAM) have many desirable characteristics for embedded systems to employ them as main memory. However, there are two common challenges we need to ...
Sharing memory in multistage ATM switches
ICCCN '95: Proceedings of the 4th International Conference on Computer Communications and NetworksAbstract: We study a multistage ATM switch in which shared-memory switching elements are arranged in a banyan topology. By "shared memory", we mean that each switching element uses output queueing and shares its local cell buffer memory among all its ...
Comments