Rita Yu Chen
Mary Jane Irwin
Abstract
Architecture-level power estimation has received more attention recently because of its efficiency. This article presents a technique used to do power analysis of processors at the architecture level. It provides cycle-by-cycle power consumption data of the architecture on the basis of the instruction/data flow stream. To characterize the power dissipation of control units, a novel hierarchical method has been developed. Using this technique, a power estimator is implemented for a commercial processor. The accuracy of the estimator is validated by comparing the power values it produces against measurements made by a gate-level power simulator for the same benchmark set. Our estimation approach is shown to provide very efficient and accurate power analysis at the architecture level. The energy models built for first-pass estimation (such as ALU, MAC unit, register files) are reusable for future architecture design modification. In this article, we demonstrate the application of the technique. Furthermore, this technique can evaluate various kinds of software to achieve hardware/software codesign for low power.
- BAJWA,R.S.,SCHUMANN, N., AND KOJIMA, H. 1997. Power analysis of a 32-bit RISC microcontroller integrated with a 16-bit DSP. In Proceedings of the 1997 International Symposium on Low Power Electronics and Design (ISLPED '97, Monterey, CA, Aug. 18-20), B. Barton, M. Pedram, A. Chandrakasan, and S. Kiaei, Chairs. ACM Press, New York, NY, 137-142. Google Scholar
- CHEN,R.Y.,OWENS,R.M.,IRWIN,M.J.,BAJWA,R.S.,AND BAJWA, R. S. 1998a. Validation of an architectural level power analysis technique. In Proceedings of the 35th Annual Conference on Design Automation (DAC '98, San Francisco, CA, June 15-19), B. R. Chawla, R. E. Bryant, and J. M. Rabaey, Chairs. ACM Press, New York, NY, 242-245. Google Scholar
- CHEN,R.Y.,IRWIN,M.J.,AND BAJWA, R. S. 1998b. Architectural level hierarchical power estimation of control units. In Proceedings of the 11th IEEE Internaional Conference on ASIC. IEEE Computer Society Press, Los Alamitos, CA.Google Scholar
- KALAMBUR, A. 1997. Micro-architectural techniques for low power processors. Master's Thesis. Pennsylvania State University, University Park, PA.Google Scholar
- LANDMAN,P.AND RABAEY, J. 1993. Power estimation for high level synthesis. In Proceedings of the 1993 European Conference on Design Automation (EDAC '93 EURO-ASIC, Feb.). IEEE Computer Society Press, Los Alamitos, CA, 361-366.Google Scholar
- LANDMAN,P.AND RABAEY, J. 1994. Black-box capacitance models for architectural power analysis. In Proceedings of the 1994 International Symposium on Low Power Electronics and Design (ISLPED '94, Apr). IEEE Press, Piscataway, NJ, 165-170.Google Scholar
- LANDMAN,P.E.AND RABAEY, J. M. 1995. Activity-sensitive architectural power analysis for the control path. In Proceedings of the 1995 International Symposium on Low Power Design (ISLPD-95, Dana Point, CA, Apr. 23-26), M. Pedram, R. Brodersen, and K. Keutzer, Eds. ACM Press, New York, NY, 93-98. Google Scholar
- MEHTA, H. 1996. System level power analysis. Ph.D. Dissertation. Pennsylvania State University, University Park, PA. Google Scholar
- MEHTA, H., OWENS,R.M.,AND IRWIN, M. J. 1996a. Energy characterization based on clustering. In Proceedings of the 33rd Annual Conference on Design Automation (DAC '96, Las Vegas, NV, June 3-7), T. P. Pennino and E. J. Yoffa, Chairs. ACM Press, New York, NY, 702-707. Google Scholar
- MEHTA, H., OWENS,R.M.,AND IRWIN, M. J. 1996b. Instruction level power profiling. In Proceedings of the International Conference on Acoustics, Speech and Signal Processing. Google Scholar
- POWELL,S.AND CHAU, P. 1990. Estimating power dissipation of VLSI signal processing chips: the PFA technique. VLSI Tech. Bull. IV, 250-259.Google Scholar
- RAGHUNATHAN, A., DEY, S., AND JHA, N. K. 1996. Register-transfer level estimation techniques for switching activity and power consumption. In Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '96, San Jose, CA, Nov. 10-14), R. A. Rutenbar and R. H. J. M. Otten, Chairs. IEEE Computer Society Press, Los Alamitos, CA, 158-165. Google Scholar
- TIWARI, V., MALIK, S., AND WOLFE, A. 1994. Power analysis of embedded software: a first step towards software power minimization. In Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '94, San Jose, CA, Nov. 6-10), J. A. G. Jess and R. Rudell, Eds. IEEE Computer Society Press, Los Alamitos, CA, 384-390. Google Scholar
Index Terms
- Architecture-level power estimation and design experiments
Recommendations
Power minimization in IC design: principles and applications
Low power has emerged as a principal theme in today's electronics industry. The need for low power has caused a major paradigm shift in which power dissipation is as important as performance and area. This article presents an in-depth survey of CAD ...
Power estimation of embedded systems: a hardware/software codesign approach
Readings in hardware/software co-designThe need for low-power embedded systems has become very significant within the microelectronics scenario in the most recent years. A power-driven methodology is mandatory during embedded systems design to meet system-level requirements while fulfilling ...
Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique
FPL '10: Proceedings of the 2010 International Conference on Field Programmable Logic and ApplicationsThe paper describes application of the clock-gating techniques, often used in ASIC designs, to the field of FPGA based systems. The clock-gating techniques are used to reduce the total power of the system. To achieve this, we reduce clock power ...
Comments