Static schedluing of multiple asynchronous domains for functional verification

ABSTRACT

While ASIC devices of a decade ago primarily contained synchro-nous circuitry triggered with a single clock, many contemporary architectures require multiple clocks that operate asynchronously to each other. This multi-clock domain behavior presents significant functional verification challenges for large parallel verification sys-tems such as distributed parallel simulators and logic emulators. In particular, multiple asynchronous design clocks make it difficult to verify that design hold times are met during logic evaluation and causality along reconvergent fanout paths is preserved during signal communication. In this paper, we describe scheduling and synchro-nization techniques to maintain modeling fidelity for designs with multiple asynchronous clock domains that are mapped to parallel verification systems. It is shown that when our approach is applied to an FPGA-based logic emulator, evaluation fidelity is maintained and increased design evaluation performance can be achieved for large benchmark designs with multiple asynchronous clock domains.

References

1. 1.Gopi Ganapathy, et al., "Hardware Emulation for Functional Verification of K5", Proceedings, 33rd Design Automation Conference, June 1996.
2. 2.J. Babb, R. Tessier et al. "Virtual Wires: Overcoming Pinlimitations in FPGA based logic emulators". In Proceedings of IEEE Workshop on FPGA based Custom Computing Machines, pages 142-151, Napa, CA, April 1993.
3. 3.J. Babb, R. Tessier, et al. "Logic Emulation and Virtual Wires". In IEEE Transactions on CAD, June 1997, Vol 16, No.6, Pages 609-626.
4. 4.C. Selvidge, et al. "TIERS: Topology Independent Pipelined Routing and Scheduling for VirtualWire Compilation". In Proceedings of FPGA'95, pages 25-31, Berkeley, CA, Feb 1995.
5. 5.Corman et al. Introduction to Algorithms, MIT Press, 1992.
6. 6.Shekhar Patkar and Pran Kurup, "ASIC Design Flow Scores on First Pass", Integrated Systems Design Magazine, Aug 1997.
7. 7.IKOS Systems Inc, VirtuaLogic Datasheet, http:// www.ikos.com/products/vsli/index.html
8. 8.Quickturn Design Systems, Cobalt Data Sheet, http:// www.quickturn.com/products/cobalt.htm

Index Terms

• Applied computing

  • Physical sciences and engineering

    • Electronics

    • Engineering

• Computing methodologies

  • Artificial intelligence

    • Planning and scheduling

• Hardware

  • Emerging technologies

  • Robustness

  • Very large scale integration design

• Theory of computation

  • Design and analysis of algorithms

    • Approximation algorithms analysis

      • Scheduling algorithms

    • Online algorithms

      • Online learning algorithms

        • Scheduling algorithms

  • Theory and algorithms for application domains

    • Machine learning theory

      • Reinforcement learning

        • Sequential decision making