Variability in the execution of multimedia applications and implications for architecture

ABSTRACT

Multimedia applications are an increasingly important workload for general-purpose processors. This paper analyzes frame-level execution time variability for several multimedia applications on general-purpose architectures. There are two reasons for such an analysis. First, it has been conjectured that complex features of such architectures (e.g., out-of-order issue) result in unpredictable execution times, making them unsuitable for meeting real-time requirements of multimedia applications. Our analysis tests this conjecture. Second, such an analysis can be used to effectively employ recently proposed adaptive architectures.

We find that while execution time varies from frame to frame for many multimedia applications, the variability is mostly caused by the application algorithm and the media input. Aggressive architectural features induce little additional variability (and unpredictability) in execution time, in contrast to conventional wisdom.

The presence of frame-level execution time variability motivates frame-level architectural adaptation (e.g., to save energy). Additionally, our results show that execution time generally varies slowly, implying it is possible to dynamically predict the behavior of future frames on a variety of hardware configurations for effective adaptation.

REFERENCES

• 1: David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
• 2: G. Blalock. Microprocessors Outperform DSPs 2:1. Microprocessor Report, December 1996.
• 3: Vanu Gopal Bose , John V. Guttag , David L. Tennenhouse, Design and implementation of software radios using a general purpose processor, 1999
• 4: Alper Buyuktosunoglu , Stanley Schuster , David Brooks , Pradip Bose , Peter W. Cook , David H. Albonesi, An Adaptive Issue Queue for Reduced Power at High Performance, Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers, p.25-39, November 12, 2000
• 5: H.-H. Chu and K. Nahrstedt. CPU Service Classes for Multimedia Applications. In Proceedings of IEEE Multimedia Computing and Systems, 1999.
• 6: Thomas M. Conte , Pradeep K. Dubey , Matthew D. Jennings , Ruby B. Lee , Alex Peleg , Salliah Rathnam , Mike Schlansker , Peter Song , Andrew Wolfe, Challenges to Combining General-Purpose and Multimedia Processors, Computer, v.30 n.12, p.33-37, December 1997 [doi>10.1109/2.642799 ]
• 7: Keith Diefendorff , Pradeep K. Dubey, How Multimedia Workloads Will Change Processor Design, Computer, v.30 n.9, p.43-45, September 1997 [doi>10.1109/2.612247 ]
• 8: Jennifer Eyre , Jeff Bier, DSP Processors Hit the Mainstream, Computer, v.31 n.8, p.51-59, August 1998 [doi>10.1109/2.707617 ]
• 9: Jason Flinn , M. Satyanarayanan, Energy-aware adaptation for mobile applications, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.48-63, December 12-15, 1999, Charleston, South Carolina, United States
• 10: S. Ghiasi, J. Casmira, and D. Grunwald. Using IPC Variation in Workloads with Externally Specified Rates to Reduce Power Consumption. In Proc. of the Workshop on Complexity-Effective Design, 2000.
• 11: Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, United States [doi>10.1145/215530.215546]
• 12: T. R. Halfhill. Transmeta Breaks x86 Low-Power Barrier. Microprocessor Report, February 2000.
• 13: Christopher A. Healy , Robert D. Arnold , Frank Mueller , Marion G. Harmon , David B. Walley, Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, v.48 n.1, p.53-70, January 1999 [doi>10.1109/12.743411 ]
• 14: Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States [doi>10.1145/360128.360149]
• 15: P. Kaul. Variability in the Execution of Multimedia Applications and Implications for Architecture. Master's thesis, University of Illinois at Urbana-Champaign, December 2000. URL: http://www.cs.uiuc.edu/rsirrgPubs/pkaulmsthesis.pdf.
• 16: Christoforos E. Kozyrakis , David A. Patterson, A New Direction for Computer Architecture Research, Computer, v.31 n.11, p.24-32, November 1998 [doi>10.1109/2.730733 ]
• 17: Ruby B. Lee , Michael D. Smith, Guest Editors' Introduction: Media Processing: A New Design Target, IEEE Micro, v.16 n.4, p.6-9, August 1996 [doi>10.1109/MM.1996.526920]
• 18: Yann-Hang Lee , C. M. Krishna, Voltage-Clock Scaling for Low Energy Consumption in Real-Time Embedded Systems, Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications, p.272, December 13-15, 1999
• 19: Thomas Lundqvist , Per Stenström, Timing Anomalies in Dynamically Scheduled Microprocessors, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.12, December 01-03, 1999
• 20: Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain
• 21: Roberto Maro , Yu Bai , R. Iris Bahar, Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors, Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers, p.97-111, November 12, 2000
• 22: Vijay S. Pai , Parthasarathy Ranganathan , Hazim Abdel-Shafi , Sarita Adve, The Impact of Exploiting Instruction-Level Parallelism on Shared-Memory Multiprocessors, IEEE Transactions on Computers, v.48 n.2, p.218-226, February 1999 [doi>10.1109/12.752663 ]
• 23: V. S. Pal, P. Ranganathan, and S. V. Adve. RSIM Reference Manual version 1.0. Technical Report 9705, Department of Electrical and Computer Engineering, Rice University, August 1997,
• 24: T. Pering and R. Brodersen. Energy Efficient Voltage Scheduling for Real-Time Operating Systems. In 4th IEEE Real-Time Technology and Application Symposium, 1998.
• 25: Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280790]
• 26: Stefan M. Petters , Georg Färber, Making Worst Case Execution Time Analysis for Hard Real-Time Tasks on State of the Art Processors Feasible, Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications, p.442, December 13-15, 1999
• 27: J. Pouwelse, K. Langendoen, and H. Sips. Dynamic Voltage Scaling on a Low-Power Microprocessor. Technical report, Delft University of Technology, 2000.
• 28: Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Performance of image and video processing with general-purpose processors and media ISA extensions, Proceedings of the 26th annual international symposium on Computer architecture, p.124-135, May 01-04, 1999, Atlanta, Georgia, United States

INDEX TERMS

Primary Classification:
  H. Information Systems
  H.5 INFORMATION INTERFACES AND PRESENTATION (I.7)

Additional Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: System architectures; Instruction set design (e.g., RISC, CISC, VLIW)

General Terms:
Algorithms, Design, Management, Measurement, Performance, Theory