Yazdan Aghaghiri
Massoud Pedram
- 1.M. R. Stan, W. P. Burleson, "Bus-Invert Coding for low-Power I/O," IEEE Transactions on Very Large Scale Integration Systems, Vol.3, No. 1, pp. 49-58, Mar. 1995. Google Scholar
Digital Library
- 2.L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Silvano, "Asymptotic Zero-Transition Activity Encoding for Address Buses in Low-Power Microprocessor-Based Systems," IEEE 7th Great Lakes Symposium on VLSI, Urbana, IL, pp. 77-82, Mar. 1997. Google ScholarDigital Library
- 3.L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Address Bus Encoding Techniques for System-Level Power Optimization," Design Automation and Test in Europe, pp. 861-866, 1998. Google ScholarDigital Library
- 4.L. Benini, G. De Michelli, E. Macii, M. Poncino, and S. Quer, "System-Level Power Optimization of Special Purpose Applications: The Beach Solution," IEEE Symposium on Low Power Electronics and Design, pp. 24- 29, Aug. 1997. Google ScholarDigital Library
- 5.E. Musoll , T. Lang, J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy," Int'l Symposium on Low Power Electronics and Design, pp.202-207, 1997. Google ScholarDigital Library
- 6.M. Ikeda, K. Asada, "Bus Data Coding with Zero Suppression for Low Power Chip Interfaces", Int'l Workshop on Logic and Architecture Synthesis, pp.267- 274, Dec. 1996.Google Scholar
- 7.S. Komatsu, M. Ikeda, K. Asada, " Low Power Chip Interface based on Bus Data Encoding with Adaptive Code-book Method", Ninth Great Lakes Symposium, pp368-371, 1999. Google ScholarDigital Library
- 8.Hennessy, Patterson, Computer Architecture, A Quantitative Approach, Second Edition, Morgan Kaufmann Publishers, 1996 Google ScholarDigital Library
- 9.W. Fornaciari, M. Polentarutti, D.Sciuto, and C. Silvano, "Power Optimization of System-Level Address Buses Based on Software Profiling," CODES, pp. 29-33, 2000. Google ScholarDigital Library
- 10.http://www.simplescalar.org/.Google Scholar
Index Terms
- Irredundant address bus encoding for low power
Recommendations
Efficient RC low-power bus encoding methods for crosstalk reduction
In on-chip buses, the RC crosstalk effect leads to serious problems, such as wire propagation delay and dynamic power dissipation. This paper presents two efficient bus-coding methods. The proposed methods simultaneously reduce more dynamic power ...
Segmented bus design for low-power systems
This paper proposes a bus-segmentation method that efficiently reduces the switched capacitance on the bus. The power consumed by the bus can, therefore, be substantially reduced. The basic idea of bus segmentation is to partition the bus into several ...
Narrow bus encoding for low-power DSP systems
High levels of integration in integrated circuits often lead to the problem of running out of pins. Narrow data buses can be used to alleviate this problem provided that the degraded performance due to wait cycles can be tolerated. We address bus coding ...
Comments