C. Bolchini
ABSTRACT
System reliability aspects are receiving a lot of attention in the design of systems for critical application fields. Often these issues are approached at low abstraction levels, toward the end of the design process, introducing significant overheads. By introducing fault detection requirements at system level, when a Hardware/Software Co-Design process is to be carried out, it is possible to evaluate the overheads and benefits of different solutions. The traditional partitioning phase has been modified in order to take into account the reliability issues, for selecting among the several identified reliable solutions the one that best responds to the user's requirements. The paper presents the partitioning for a Co-Design flow aimed at providing fault detection properties to the final system, selecting the hardware tasks and the software tasks for implementing both the system functionality and the checking capabilities.
- 1.SGS-Thompson Microelectronics Limited, OCCAM 2.1 Reference Manual, May 1995.Google Scholar
- 2.Synopsys Inc., CoWare Inc., Frontier Design Inc. SystemC v.1.1 User's Guide.Google Scholar
- 3.C. Brandolese, A. Allara, W. Fornaciari, F. Salice, and D. Sciuto. "System-Level Performance Estimation Strategy for SW and HW". ICCD 98, Austin, Texas, USA, Oct. 1998. Google ScholarDigital Library
- 4.D. P. Siewiorek, R. S. Swarz, The Theory and Practice of Reliable System Design, Digital Press, 1982.Google Scholar
- 5.D. K. Pradhan, editor. Fault Tolerant computing, Theory and Techniques, Vol. 1, Prentice Hall, Englewood Cliffs, NJ, U.S.A., 1986. Google ScholarDigital Library
- 6.M. Blum, and H. Wasserman. "Reflections on the Pentium division bug". IEEE Trans. on Computers, Vol. 45, Issue 4, April 1996, pp. 385 -393. Google ScholarDigital Library
- 7.D.C. Shreve, D.J. Mellema, C.B. Boettcher. "Real-time checkers: built-in-test for mission-critical software". Digital Avionics Systems Conference, 1997, 16th DASC, AIAA/IEEE, Vol. 1, pp. 1.4 -1-8.Google Scholar
- 8.H. Wasserman, and M. Blum, "Software reliability via runtime result checking," Journal of the ACM, 44(6): 826-849, November 1997. Google ScholarDigital Library
- 9.Z. Alkhalifa, V. S. S. Nair, J. A. Abraham, "Design and evaluation of system-level checks for on-line control flow error detection," IEEE Trans. Parallel and Distributed System, vol. 10, no. 6, June 1999, pp. 627-641. Google ScholarDigital Library
- 10.G.A. Kanawati, V.S.S. Nair, N. Krishnamurthy, and J.A. Abraham. "Evaluation of integrated system-level checks for on-line error detection". Proceedings of IEEE International Computer Performance and Dependability Symposium, 1996, pp. 292 -301. Google ScholarDigital Library
- 11.L. Pomante, "System Level Concurrent Error Detection," Technical report RT-00003. Cefriel-Politecnico di Milano.Google Scholar
- 12.F. Rashid, K. K. Saluja, P. Ramanathan, "Fault tolerance through re-execution in multiscalar architecture", Proc. Int. Conference on Dependable Systems and Networks (DNS 2000), 482-491, 2000. Google ScholarDigital Library
- 13.C. Bolchini, F. Salice, D. Sciuto, "Designing Reliable Embedded Systems Based on 32 bit Microprocessors," to appear Proc. 7th IEEE International On-Line Testing Workshop, July 2001. Google ScholarDigital Library
- 14.Chan Wah, A. Orailoglu, "High-level synthesis of gracefully degradable ASICs, " Proc. European Design and Test Conference, 1996. (ED&TC'96), pp. 50 -54, 1996. Google ScholarDigital Library
- 15.J.E. Smith. "A theory of Self-Checking System Design". IEEE Trans. on Computers, September 1983, Vol. C-32, No. 9, pp. 831-844.Google Scholar
- 16.P.Eles, Z. Peng, K. Kuchcinski, A. Doboli, "Performance Guided System Level Hardware/Software Partitioning with Iterative Improvement Heuristics", Res. Rep. LiTH-IDA-R-95- 26, Dep. of Comp. Inf. Science, Link~ping Univ., 1995.Google Scholar
- 17.A. Kalavade, E.A. Lee, "A Global Criticality/Local Phase Driven Algorithm for the Constrained Hardware/Software Partitioning Problem", Proc. of Third International Workshop on Hardware/Software Codesign, 1994, 42-48. Google ScholarDigital Library
- 18.B.W. Kernighan, S. Lin, An Efficient Heuristic Procedure for Partitioning Graphs, Bell Systems Tech. J. vol. 49, no. 2, 1970, 291-307.Google ScholarCross Ref
- 19.R. Niemann, P. Marwedel, "Hardware/Software Partitioning using Integer Programming", Proc. of Electronic Design & Test Conference (ED&TC'96), 1996, pp. 473-479. Google ScholarDigital Library
- 20.M. Mitchell , An Introduction to Genetic Algorithms, M.I.T. Press, 1996. Google ScholarDigital Library
Index Terms
- On-line fault detection in a hardware/software co-design environment: system partitioning
Recommendations
Hardware/software co-design for particle swarm optimization algorithm
This paper presents a hardware/software (HW/SW) co-design approach using SOPC technique and pipeline design method to improve design flexibility and execution performance of particle swarm optimization (PSO) for embedded applications. Based on modular ...
HW/SW co-design for public-key cryptosystems on the 8051 micro-controller
It is a challenge to implement large word length public-key algorithms on embedded systems. Examples are smartcards, RF-ID tags and mobile terminals. This paper presents a HW/SW co-design solution for RSA and Elliptic Curve Cryptography (ECC) over GF(p) ...
SystemC-based Co-Simulation/Analysis for System-Level Hardware/Software Co-Design
Highlights- Electronic system-level HW/SW co-design of heterogeneous parallel embedded systems.
- SystemC-based electronic system-level functional and timing HW/SW co-simulation.
- System-level multi model of computation co-analysis (communication ...
AbstractHeterogeneous parallel devices are becoming increasingly common in the embedded systems field. This is primarily due to their ability to improve timing performance, while simultaneously reducing costs and energy. In this context, this study ...
Graphical abstractDisplay Omitted
Comments