Olaf Lüthje
ABSTRACT
We present a technique for program analysis targeting digital signal processing systems. It is utilized by the FRIDGE design environment to transform floating-point systems into fixed-point systems. While the transforming algorithms have been subject to a number of other publications, we now put the focus on the novel technique of program analysis employed by FRIDGE. The code is analyzed by interpreting it without processing any concrete input data. This enables most accurate analysis even capable of detecting dynamic code properties without relying on input vectors as e. g. profilers do.
- 1.A. Aho, R. Sethi, and J. Ullman. Compilers, Principles, Techniques and Tools. Addison-Wesley, 1986. Google Scholar
Digital Library
- 2.S. Akers. BinaryDecisionDiagrams. IEEE Transactions on Computers, C-27(6), 1978.Google Scholar
- 3.T. Ball and J. R. Larus. Optimally profiling and tracing programs. ACM Transactions on Programming Languages and Systems (TOPLAS), 16(4):1319-1360, July 1994. Google ScholarDigital Library
- 4.C. H. Flemming Nielson, Hanne Riis Nielson. Principles Of Program Analysis. Springer, 1999. Google ScholarDigital Library
- 5.Frontier Design Inc., 9000 Crow Canyon Rd., Danville, CA 94506, USA. AjRT Library User's and Reference Documentation, 1998.Google Scholar
- 6.C. Hankin. Program Analysis Tools. International Journal on Software Tools for Technology Transfer, 2(1):6-12, 1998.Google Scholar
- 7.H. Keding, M. Coors, O. L. uthje, and H. Meyr. Fast bit-true simulation. In Proceedings of the Design Automation Conference (DAC), Las Vegas, Nevada, June 2001. Google ScholarDigital Library
- 8.H. Keding, M. Coors, and H. Meyr. Efficient Design Flow for Fixed-Point Systems. Invited chapter in: Circuits and Systems for Wireless Communications, M. Helfenstein, G. S. Moschytz. Kluwer Academic Publishers, January 2000.Google Scholar
- 9.H. Keding, M. Willems, M. Coors, and H. Meyr. FRIDGE: A Fixed-Point Design and Simulation Environment. In Proceedings of the European Conference on Design, Automation and Test (DATE), pages 429-435, Paris, Feb. 1998. Google ScholarDigital Library
- 10.S. Kim, K. Kum, and W. Sung. Fixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs. In Workshop on VLSI and Signal Processing '95, pages 197-206, Osaka, Nov. 1995.Google Scholar
- 11.F. Martin. PAG - An Efficient Program Analyzer Generator. International Journal on Software Tools for Technology Transfer, 2(1):6-12, 1998.Google ScholarCross Ref
- 12.MIPS Computer Systems. UMIPS-V Reference Manual (pixie and pixstats), 1990.Google Scholar
- 13.Synopsys, Inc., CoWare, Inc., Frontier Design Inc. SystemC User's Guide, Version 1.1, 2000.Google Scholar
- 14.M. Willems. A Methodology for the Efficient Design of Fixed-Point Systems. PhD thesis, Aachen University of Technology, 1998. in German.Google Scholar
- 15.M. Willems, V. B. ursgens, T. Gr.otker, and H. Meyr. FRIDGE: An Interactive Fixed-Point Code Generation Environment for HW/SW CoDesign. In Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pages 687-690, M. unchen, Apr. 1997. Google ScholarDigital Library
- 16.M. Willems, V. B. ursgens, H. Keding, T. Gr.otker, and H. Meyr. System Level Fixed-Point Design Based on an Interpolative Approach. In Proceedings of the Design Automation Conference (DAC), pages 293-298, Anaheim, Jun. 1997. Google ScholarDigital Library
- 17.M. J. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing, Redwood City, CA, 1996. Google ScholarDigital Library
Index Terms
- A novel approach to code analysis of digital signal processing systems
Recommendations
A Multiple-Access Pipeline Architecture for Digital Signal Processing
The design of a special-purpose CMOS processor for digital signal processing is described. A high degree of processing concurrency is achieved through the use of two modified pipelined architectures in parallel. Each pipeline section is connected to a ...
Low-power mixed-signal CVNS-based 64-bit adder for media signal processing
In this paper, design of a mixed-signal 64-bit adder based on the continuous valued number system (CVNS) is presented. The 64-bit adder is generated by cascading four 16-bit radix-2 CVNS adders. Truncated summation of the CVNS digits reduced the number ...
Comments