Microarchitectural synthesis of performance-constrained, low-power VLSI designs

Abstract

New portable signal-processing applications such as mobile telephony, wireless computing, and personal digital assistants place stringent power consumption limits on their constituent components. Substantial power savings can be realized if 5 V designs are translated to use the new lower supply voltage standards. This conversion, however, is not achieved easily: a design originally targeted for implementation in a 5 V technology will typically require significant rework to meet timing and throughput requirements at the lower operating voltage. In this paper we describe a high-level synthesis system which assists the designer in performing this task, minimizing the need for manual redesign. Techniques employed in this work include pipelining and a new approach to module selection that minimizes power consumption subject to timing constraints. Using these and other high-level synthesis techniques to target designs to 3.3 V libraries, we show that it is possible to reduce power consumption by as much as 56% as compared to the original 5 V implementation, while meeting specified minimum throughput and maximum latency constraints.

References

1. BRODERSEN, R., CHANDRAKASAN, A., AND SHENG, S. 1992. Low-power signal processing systems. In IEEE VLSI Signal Processing Workshop (1992). 3-13.
2. CALLAWAY, T. AND E. SWARTZLANDER, J. 1992. Optimizing arithmetic elements for signal processing. In IEEE VLSI Signal Processing Workshop (1992).
3. CHANDRAKASAN, A., POTKONJAK, M., AND BRODERSEN, R. 1992. An approach for power minimization using transformations. In IEEE VLSI Signal Processing Workshop (1992). 41-50.
4. CHANDRAKASAN, A. P., SHENG, S., AND BRODERSEN, R. W. 1992. Low power CMOS digital design. IEEE J. Solid-State Circ. SC-27, 4 (April), 473-484.
5. CHAU, P. M. AND POWELL, S. R. 1992. Power dissipation of VLSI array processing systems. J. VLSI Signal Process. 4, 199-212.
6. GAREY, M. R. AND JOHNSON, D. S. 1979. Computers and Intractability. W. H. Freeman and Company.
7. HARRIS, I. AND ORAILOGLU, A. 1997. Module selection in microarchitectural synthesis for multiple critical constraint satisfaction. VLSI Des.: Internat. J. Custom-Chip Des., Simulat. Test. 5,2, 167-182.
8. HU, T. C. 1982. Combinatorial Algorithms. Addison-Wesley, Reading, MA.
9. HWANG, C. T., HSU, Y. C., AND LIN, Y. L. 1991. Scheduling for functional pipelining and loop winding. In Proceedings of the 28th Design Automation Conference (1991). 764-769.
10. LEISERSON, C. E., ROSE, F. M., AND SAXE, J. B. 1983. Optimizing synchronous circuitry by retiming. In Proceedings of the 3rd Caltech Conference on LSI (1983). 87-116.
11. NAJM, F. N. 1993. Transition density: A new measure of activity in digital circuits. IEEE Trans. Comput.-Aided Des. 12, 2 (Feb.), 310-323.
12. PARK, N. AND PARKER, A. C. 1988. Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Trans. Comput.-Aided Des. 7, 3 (Mar.), 356-370.
13. PAULIN, P. G. AND KNIGHT, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aided Des. 8, 6 (June), 661-679.
14. VEENDRICK, H. 1984. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits. IEEE J. Solid-State Circ. SC-19, 4 (Aug.), 468-473.

Index Terms

• Hardware

  • Electronic design automation

    • High-level and register-transfer level synthesis

  • Very large scale integration design

    • VLSI system specification and constraints