W. J. Dally
ABSTRACT
This paper describes micro-optimization, a technique for reducing the operation count and time required to perform floating-point calculations. Micro-optimization involves breaking floating-point operations into their constituent micro-operations and optimizing the resulting code. Exposing micro-operations to the compiler creates many opportunities for optimization. Redundant normalization operations can be eliminated or combined. Also, scheduling micro-operations separately allows dependent operations to be partially overlapped. A prototype expression compiler has been written to evaluate a number of micro-optimizations. On a set of benchmark expressions operation count is reduced by 33% and execution time is reduced by 40%.
- 1.AMD, AMD 29000 User's Manual, 1987.Google Scholar
- 2.ANSI/iEEE Standard 754-1985, IEEE Standard for Binary Floating-Point Arithmetic.Google Scholar
- 3.Colwell, tL.P., et.al., "A VLiW Architecture for a Trace Scheduling Compiler," IEEE Trans. Computers, C- 37(8), August 1988, pp. 967-979. Google ScholarDigital Library
- 4.Coonen, jerome T., "An Implementation Guide to a Proposed Standard for Floating-Point Arithmetic," IEEE Computer, January 1980, pp. 68-79.Google ScholarDigital Library
- 5.Ilwang, K., Computer Arithmetic: Principles, Architecture, and Design, Wiley, 1979. Google ScholarDigital Library
- 6.Magenheimer, et.al., "Integer Multiplication and Division on the HP Precision Architecture," IEEE Trans. Computers, C-37(8), August 1988, pp. 980-990. Google ScholarDigital Library
- 7.Motorola, MC88100 $2-bit Third-Generation RI$C Microprocessor: Technical Summary, Document BR588/D, 1988.Google Scholar
- 8.Moussouris, J. et.al, "A CMOS RISC Processor with Integrated System Function," COMPCON, 1986, pp. 126-131.Google Scholar
- 9.Patterson, David A., "Reduced instruction Set Computers,'' CACM, 28(1), january 1985, pp. 8-21. Google ScholarDigital Library
- 10.Strecker, W.D., "VAX-11/780, A Virtual Address Extension to the PDP-11 Family", Proc. NCC, 1978, pp. 967-980.Google Scholar
- 11.Thornton, James E., "Parallel Operation in the Control Data 6600," Proc. AFIPS FJCC, vol 26, 1964, pp. 33- 40.Google Scholar
Index Terms
- Micro-optimization of floating-point operations
Recommendations
Micro-optimization of floating-point operations
Special issue: Proceedings of ASPLOS-III: the third international conference on architecture support for programming languages and operating systemsThis paper describes micro-optimization, a technique for reducing the operation count and time required to perform floating-point calculations. Micro-optimization involves breaking floating-point operations into their constituent micro-operations and ...
Intel® Itanium® floating-point architecture
WCAE '03: Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer ArchitectureThe Intel® Itanium® architecture is increasingly becoming one of the major processor architectures present in the market today. Launched in 2001, the Intel Itanium processor was followed in 2002 by the Itanium 2 processor, with increased integer and ...
Dynamic Optimization of Micro-Operations
HPCA '03: Proceedings of the 9th International Symposium on High-Performance Computer ArchitectureInherent within complex instruction set architectures such as x86 are inefficiencies that do not exist in a simpler ISAs. Modern x86 implementations decode instructions into one or more micro-operations in order to deal with the complexity of the ISA. ...
Comments