skip to main content
10.1145/74382.74456acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free Access

Verification of hardware descriptions by retargetable code generation

Authors Info & Claims
Published:01 June 1989Publication History

ABSTRACT

This paper proposes a new method for hardware verification. The basic idea is the application of a retargetable compiler as verification tool. A retargetable compiler is able to compile programs into the machine code of a specified hardware (target). If the program is the complete behavioural specification of the target, the compiler can be used to verify that a properly programmed structure implements the behaviour. Methods, algorithms and applications of an existing retargetable compiler are described.

References

  1. Anc86.F. Aneeau: FORCE: A Formal Checker for Executability, in: D. Borrione (ed.): From HDL Descriptions to Guaranteed Correct Circuit Designs, Proc. of IFIP WG 10.2 Working Conf., North Holland, 1987Google ScholarGoogle Scholar
  2. Bab81.T. Baba, H. Hagiwara: The MPG System: A Machine-Independent Efficient Microprogram Generator, IEEE Trans.Comp., Vol. C- 30, 6(1981), pp. 373-395Google ScholarGoogle Scholar
  3. Eve81.H. Eveking: The Application of CONLAN Assertions to the Correct Description of Hardware, in: M. Breuer, R. Hartenstein (eds.): Proc. 5th IFIP Conf. on Computer Hardware Description Languages and Their Applications, North Holland, 1981, pp. 37-50Google ScholarGoogle Scholar
  4. Gan82.M. Ganapathi, C.N. Fisher, J.L. Hennessy: Retargetable Compiler Code Generation, ACM Computing Surveys, Vol. 14, 4(1982), pp. 573-593 Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Gra87.W. Grass, R. Rauscher: CAMILOD: A Program System for Designing Digital Hardware with Proven Correctness, in: D. Borrione (ed.): From HDL Descriptions to Guaranteed Correct Circuit Designs, Proc. of IFIP WG 10.2 Working Conf., North Holland, 1987Google ScholarGoogle Scholar
  6. Krü86.G. Kriiger: Automatic Generation of Self- Test Programs- A New feature of the MI- MOLA Design System, Proc. 23rd Design Automation Conference, 1986, pp. 378-384 Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Krü88.G. Krfiger: A Tool For Hierarchical Test Generation, Proc. ICCAD, 1988Google ScholarGoogle Scholar
  8. Mar84.P. Marwedel: The MIMOLA Design System: Tools for the Design of Digital Processors, 21st Design Automation Conference, 1984, pp. 587-593 Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Mar84a.P. Marwedel: A Retargetable Compiler For A High-Level Microprogramming Language, 17th Annual Workshop on Microprogramming (MICRO-17), 1984, pp.267-274 Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Mar86.P. Marwedel: A New Synthesis Algorithm for the MIMOLA Software System, Pro~. 23rd Design Automation Conference, 1986, pp. 271-277 Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Mil86.G. Milne: Towards verifiably correct VLSI design, in: Milne, Subrahmanyam (eds.): Formals Aspects of VLSI Design, Proc. Workshop on VLS}, North Holland, 1986Google ScholarGoogle Scholar
  12. Mue83.R.A. Mueller, J. Varghese : Flow Graph Machine Models in Microcode Synthesis, 16th Annual Microprogramming Workshop (MICRO-16), 1983, pp. 159-167Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Mue84.R.A. Mueller, J. Varghese, V.H. Allan : Global Methods in the Flow Graph Approach to Retargetable Microcode Generation, 17th Annual Microprogramming Workshop (MICRO-17), 1984, pp. 275-284 Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Now87.L.Nowak : SAMP: A General Purpose Processor Based on a Self-Timed VLIW Structure, ACM Comp. Arch. News, Vol.15, No.4, Sep. 1987, pp. 32-39 Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Now87a.L.Nowak : Graph Based Retargetable Microcode Compilation in the MIMOLA Design System, Proc. 20th Annual Workshop on Microprogramming (MICRO-20), Dec.1987, pp. 126-132 Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Sch88.W. Schenk: Eine Prologimplementierung f~ir einen Rechner sehr grot3er Befehlsbreite, master's thesis, Institut ffir Informatik und Praktische Mathematik der Universit~t Kiel, 1988Google ScholarGoogle Scholar
  17. Tak84.S. Takagi : Rule Based Synthesis, Verification and Compensation of Data Paths, Proc. IEEE Conf.Comp.Design (ICCD'84), New York, Oct.1984, pp. 133-138Google ScholarGoogle Scholar
  18. Ueh81.T. Uehara, F. Maruyama, T. Saito, N. Kawato DDL Verifier, in: M.Breuer, R.Hartenstein (eds.): Proc. 5th IFIP Conf. on Computer Hardware Description Languages and Their Applications, North Holland, 1981, pp. 51-61Google ScholarGoogle Scholar
  19. Veg82.S.R. Vegdahl: Local Code Generation and Compaction in Optimizing Microcode Compilers, PhD thesis and report CMUCS-82-153, Carnegie-Mellon University, Pittsburgh, 1982 Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Zim80.G. Zimmermann: MDS- The MIMOLA Design Method, Journal of Digital Systems, Vol.4, 3(1980), pp. 337-369Google ScholarGoogle Scholar

Index Terms

  1. Verification of hardware descriptions by retargetable code generation

            Recommendations

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in
            • Published in

              cover image ACM Conferences
              DAC '89: Proceedings of the 26th ACM/IEEE Design Automation Conference
              June 1989
              839 pages
              ISBN:0897913108
              DOI:10.1145/74382

              Copyright © 1989 ACM

              Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

              Publisher

              Association for Computing Machinery

              New York, NY, United States

              Publication History

              • Published: 1 June 1989

              Permissions

              Request permissions about this article.

              Request Permissions

              Check for updates

              Qualifiers

              • Article

              Acceptance Rates

              DAC '89 Paper Acceptance Rate156of465submissions,34%Overall Acceptance Rate1,770of5,499submissions,32%

              Upcoming Conference

              DAC '24
              61st ACM/IEEE Design Automation Conference
              June 23 - 27, 2024
              San Francisco , CA , USA

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader