skip to main content
10.1145/74382.74475acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free Access

On the general false path problem in timing analysis

Authors Info & Claims
Published:01 June 1989Publication History

ABSTRACT

The false path problem is often referred to as the problem of detecting the longest sensitizable path (A path which is not a false path is a sensitizable path). The term “false path” is not clearly defined. In this paper, we first give a clear and precise definition of a false path. Then the general false path problem is formulated. The general false path problem is to detect whether a given path (not necessarily the longest one) is a false path. We present an efficient algorithm for solving the general false path problem. We also propose another algorithm which generates all the possible sensitizable paths with the delays greater than a given threshold T. The efficiency and effectiveness of the proposed algorithm are demonstrated by the experimental results.

Index Terms: Timing Verification, Logic Simulation, VLSI circuit, Timing Analysis, False path, Graph Theory.

References

  1. BELL88.Design files provided by ATg~T Bell Labortory.Google ScholarGoogle Scholar
  2. BENK87.Benkowski, J., Vanden Meersch, E., Claesen, L., and De Man, H. "Efficient Algorithms for Solving the False Path Problem in Timing Verification," Proceeding8 of ICCAD-SZ 44-47, 1987.Google ScholarGoogle Scholar
  3. BRAN86.Brand, D. and Iyengar, V. S. "Timing Analysis Using Functional Relal~ionships," Proceeding8 of CCAD-86, 126-129, 1986; (See also "Timing Analysis using Functional Analysis" IBM Research Report, RC 11768(#52821) March 12th ~986.)Google ScholarGoogle Scholar
  4. HITC82a.Hitchcock, R. B., Smith, G. L., and Cheng, D. D. "Timing Analysis of Computer Hardware," IBM Journal of Research and Development, Vol. 26, 1, January 1982, 100-105.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. HITC82b.Hitchcock, R. B. "Timing Verification and the Timing Analysis Program," Proceedings of the 19th Design Automation Conference, 594-604, 1982. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. McWI80.McWilliams, T. M. "Verification of Timing Constraints on Large Digital Systems," Proceedings of 17th Design Automation Conference, 139-147, 1980. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. OUST85.Ousterhout, J. K. "A Switch-Level Timing Verifier for Digital MOS VLSI," 1EF~E Transaction~ on Computer-Aided Design, Vol. CAD-4, 3, July 1985, 336-349.Google ScholarGoogle Scholar
  8. REDD86.Reddi, R. and Ghen, C. "Hierarchical Timing Verification System," Computer Aided Design, Vol. 18, 9, November 1986, 467-471. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. ROTH66.J.P. Roth, "Diagnosis of automata failures: A calculus and a new method," IBM J. Res. Develop.,, OCT. 1966, pp. 278-281.Google ScholarGoogle Scholar
  10. SASA81.Sasaki, T., Yamada, A., Aoyama, T., Hasegawa, K., Kato, S. ~nd Sato, S. "HierarchicM Design Verification for Large Digital Systems," Proceeding~ of 18th Design Automation Conference, 105- 112, 1981. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. SZYM86.Szymanski, T. G. "LEADOUT: A Static Timing Analyzer for MOS Circuits," Proceeding8 of ICCAD-88, 130-133, 1986.Google ScholarGoogle Scholar
  12. YEN87.Yen, H.C., Ghaaata, S., and Du, H C., "Timing Analysis Algorithms for Large Designs," Technical Report No. 87-57, Department of Computer Science, University of Minnesota.Google ScholarGoogle Scholar
  13. YEN88a.Yen, H.C., Ghanta, S., and Du, H.C., "A Path Selection Algorithm for Timing Analysis" Proceeding of the 25th Design .Automation Conference, 5une, 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. YEN88b.Yen, H.C. and Du, H.C., "On the General False Path Problem in Timing Analysis," Technical Report No. 88-87, Department of Computer Science, University of Minnesota.Google ScholarGoogle Scholar

Index Terms

  1. On the general false path problem in timing analysis

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            DAC '89: Proceedings of the 26th ACM/IEEE Design Automation Conference
            June 1989
            839 pages
            ISBN:0897913108
            DOI:10.1145/74382

            Copyright © 1989 ACM

            Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 1 June 1989

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • Article

            Acceptance Rates

            DAC '89 Paper Acceptance Rate156of465submissions,34%Overall Acceptance Rate1,770of5,499submissions,32%

            Upcoming Conference

            DAC '24
            61st ACM/IEEE Design Automation Conference
            June 23 - 27, 2024
            San Francisco , CA , USA

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader