skip to main content
10.1145/764808.764845acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

A novel architecture for power maskable arithmetic units

Published:28 April 2003Publication History

ABSTRACT

Power maskable units have been proposed as a viable solution for preventing side-channel attacks to cryptoprocessors. This paper presents a novel architecture for the implementation of a class of such kinds of units, namely arithmetic components, which find wide usage in cryptographic applications and which are not suitable to traditional masking techniques. Results of extensive exploration and architectural trade-off analysis show the viability of the proposed solution.

References

  1. R. Anderson, Security Engineering: A guide for building dependable distributed systems, Wiley, 2001.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. O. Koemmerling, M. Kuhn, "Design Principles for Tamper-Resistant Smart-Card Processors," USENIX Workshop on Smart-Card Technology, pp. 9--20, 1999.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. P. Kocher, J. Ja, B. Jun, "Differential Power Analysis," Advances in Cryptology-CRYPTO'99, Springer-Verlag, pp. 388--397, 1999.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. L. Shuguo, Z. Runde, G. Yuanging, "A 1024-bit RSA Crypto-Coprocessor for Smart-Cards," IEEE International Conference on ASICs, pp. 352--355, 2001.]]Google ScholarGoogle Scholar
  5. P. Kocher, "Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems," Advances in Cryptology-CRYPTO '96, Springer-Verlag, pp. 104--113, 1996.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. A. Shamir, "Protecting Smart-Cards from Passive Power Analysis with Detached Power Supplies," International Workshop on Cryptographic Hardware and Embedded Systems-CHES'00 Springer-Verlag, pp. 71--77, 2000.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. P. Rakers, L. Connell, T. Collins, D. Russel, "Secure Contactless Smart-Card ASIC with DPA Protection," IEEE Journal of Solid-State Circuits, Vol. 36, no.3, pp. 559--565, 2001.]]Google ScholarGoogle ScholarCross RefCross Ref
  8. T. Messerges, E. Dabbish, R. Sloan, "Examining Smart-Card Security under the Thread of Power Analysis Attacks," IEEE Transactions on Computers, Vol. 51, no.5, pp. 541--552, 2002.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. S. Moore, R. Anderson, M. Kuhn, "Improving Smart-Card Security using Self-Timed Circuit Technology," IEEE International Symposium on Ansychnronous Circuits and Systems, pp. 120--126, 2002.]]Google ScholarGoogle Scholar
  10. N. Vijaykrishnan, M. Kandemir, M. Irwin, "Masking the Energy Behavior of DES Encryption," IEEE DATE-03: Design Automation and Test in Europe, 2003.]]Google ScholarGoogle Scholar
  11. L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro, "Energy-Aware Design Techniques for Differential Power Analysis Protection," DAC-40: ACM/IEEE Design Automation Conference, Anaheim, CA, 2003.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, M. Papaefthymiou, "Precomputation-based Sequential Logic Optimization for Low Power," IEEE Transactions on VLSI Systems, Vol. 2, No. 4, pp. 426--436, 1994.]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. J. Monteiro, S. Devadas, A. Ghosh, "Sequential Logic Optimization for Low Power Using Input-Disabling Precomputation Architectures," IEEE Transactions on CAD, Vol. 17, No. 3, pp. 279--284, 1998.]]Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. L. Benini, G. De Micheli, Dynamic Power Management of Electronic Systems, Kluwer Academic Publishers, 1998.]] Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A novel architecture for power maskable arithmetic units

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        GLSVLSI '03: Proceedings of the 13th ACM Great Lakes symposium on VLSI
        April 2003
        320 pages
        ISBN:1581136773
        DOI:10.1145/764808

        Copyright © 2003 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 28 April 2003

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • Article

        Acceptance Rates

        Overall Acceptance Rate312of1,156submissions,27%

        Upcoming Conference

        GLSVLSI '24
        Great Lakes Symposium on VLSI 2024
        June 12 - 14, 2024
        Clearwater , FL , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader