Throughput-driven IC communication fabric synthesis

ABSTRACT

As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system architecture. In this paper we propose a throughput-driven synthesis methodology for on-chip communication fabrics based on optimized bus models. Compared with traditional delay-driven, wire-by-wire planning methods, the throughput-driven methodology provides a feasible and accurate system-level solution to address delay and congestion problems simultaneously during earlyphase design planning. Unlike the conventional methods which are based on rather inaccurate RC models and simplistic delay metrics, in our methodology the communication fabrics are characterized in terms of realistic Partial Element Equivalent Circuits (PEEC) extracted from the multi-layer interconnects and transistor level transient analysis via SPICE-like tools. The characterized models facilitate a flexible interconnect fabric optimization engine that can be embedded into a system planner for throughput-driven synthesis. Furthermore, engineering trade-offs considering repeater area and interconnect power consumption are further considered as part of this methodology.

REFERENCES

• 1: M. T. Bohr, "Interconnect Scaling-the real limiter to high performance ULSI", Proc. IEDM, pp. 241--244, 1995
• 2: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]
• 3: Ralph H. J. M. Otten , Paul Stravers, Challenges in physical chip design, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: J. A. Davis and J. D. Meindl, "Is interconnect the weak link?", Circuit and Device Magazine, pp. 30--36, March 1998
• 5: Jeff A. Davis , Raguraman Venkatesan , Keith Bowman , James D. Meindl, Gigascale integration (GSI) interconnect limits and n-tier multilevel interconnect architectural solutions (discussion session), Proceedings of the 2000 international workshop on System-level interconnect prediction, p.147-148, April 08-09, 2000, San Diego, California, United States [doi>10.1145/333032.333045]
• 6: P. J. Restle, et. al., "Measurement and Modeling of On-Chip Transmission-Line Effects in a 400 Mhz Microprocessor", IEEE Journal of Solid-State Circuits, Vol. 33 No. 4, pp. 662--665, Apr. 1998
• 7: A. Deutsch, et. al, "When are transmission-line effects important for on chip interconnect?", IEEE Trans. Microwave Theory Vol. 45, No. 10, pp. 1836--1846, Oct. 1997
• 8: Shannon V. Morton, On-chip inductance issues in multiconductor systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.921-926, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310099]
• 9: A. Ruehli, "Equivalent Circuit Models for Three--Dimensional Multiconductor Systems", IEEE Trans. Microwave Theory and Techniques, MTT-22, No. 3, pp. 216--221, March 1974.
• 10: K. Nabors and J. White, "FastCap: A Multipole Accelerated 3D Capacitance Extraction Program", IEEE Trans. CAD, 10, pp. 1447--1459, November 1991.
• 11: M. Kamon, M. Tsuk, and J. White, "FastHenry: A Multipole Accelerated 3D Inductance Extraction Program", IEEE Trans. Microwave Theory and Techniques, 42, pp. 1750--1758, September 1994.
• 12: Tao Lin , Michael W. Beattie , Lawrence T. Pileggi, On the efficacy of simplified 2D on-chip inductance models, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514108]
• 13: H. B. Bakoglu, Circuit, Interconnections, and Packaging for VLSI, Addison-Wesley, Pub. Co. 1988
• 14: Ralph H. J. M. Otten , Robert K. Brayton, Planning for performance, Proceedings of the 35th annual conference on Design automation, p.122-127, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277071]
• 15: R. Ho, K. W. Mai, M. Horowitzh, "The future of wires", Proceedings of the IEEE, vol. 89, pp. 490--504, April 2001
• 16: W. Dally, "Interconnect-Limited VLSI Architecture", Proceedings of the International Interconnect Technology Conference, pp. 15--17, May 1999
• 17: Milenko Drinic , Darko Kirovski , Seapahn Meguerdichian , Miodrag Potkonjak, Latency-guided on-chip bus network design, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 18: Seapahn Maguerdichian , Milenko Drinic , Darko Kirovski, Latency-driven design of multi-purpose systems-on-chip, Proceedings of the 38th conference on Design automation, p.27-30, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378258]
• 19: A. Hemani , T. Meincke , S. Kumar , A. Postula , T. Olsson , P. Nilsson , J. Oberg , P. Ellervee , D. Lundqvist, Lowering power consumption in clock by using globally asynchronous locally synchronous design style, Proceedings of the 36th ACM/IEEE conference on Design automation, p.873-878, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310091]
• 20: Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.73, September 17-20, 2000

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: System architectures

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Network communications

  I. Computing Methodologies
  I.3 COMPUTER GRAPHICS
      I.3.6 Methodology and Techniques
          Subjects: Standards

General Terms:
Design, Standardization, Theory