Clifford L. Hall
ABSTRACT
This paper describes the architecture and microcode organization of an Interprocessor Communications Controller (ICC) for a multi-microcomputer system employing a fully parallel crossbar switch. The communications controller provides fast data transmission between seven microcomputers via nonvectored interrupts. Also, within the communications controller, programmable 16-bit down-counting timers are available to each of the microcomputers within the multi-microcomputer system.
- 1.W. C. McDonald and M. W. Beasley, "A Real-Time Multi-Microcomputer Architecture Employing a Fully Parallel Crossbar Switch," ICCD 1983, November 1983, pp. 255-258.Google Scholar
- 2.C. R. Vick, J. E. Scalf, and W. C. McDonald, "Distributed Data Processing for Real-Time Applications," Proceedings of the 6th Texas Conference on Computing System, November 1977, pp. 1B1-1B12.Google Scholar
- 3.28001-CPU Technical Reference Manual, Zilog, Inc., 10460 Bubb Road, Cupertino, CA 95014.Google Scholar
- 4.AM2910-Microcode Sequencer Bipolar Micro-processor Logic and Interface Data Book, Advanced Micro Devices, Inc., 901 Thompson Place, Sunnyvale, CA 94086.Google Scholar
- 5.PAL Programmable Array Logic Handbook, Monolithic Memories, Inc., 2175 Mission College Blvd., Santa Clara, CA 95050.Google Scholar
- 6.Z80A-CPU Technical Reference Manual, Zilog, Inc., 10460 Bubb Road, Cupertino, CA 95014.Google Scholar
- 7.William M. Waite, Implementing Software Non-Numeric Applications, Prentice-Hall, Englewood Cliffs, 1973.Google Scholar
Index Terms
- A microcoded multiprocessor crossbar network communications controller
Recommendations
A microcoded multiprocessor crossbar network communications controller
MICRO 17: Proceedings of the Seventeenth Annual Microprogramming WorkshopThis paper describes the architecture and microcode organization of an Interprocessor Communications Controller (ICC) for a multi-microcomputer system employing a fully parallel crossbar switch. The communications controller provides fast data ...
A microcoded RISC
A new, microcoded, RISC-type system is proposed and presented. The microcode is stored in a 256 x 64 PROM Nanomemory in the CPU. The 8-bit opcode of each instruction is a direct address to the Nanomemory. Each Nanomemory 64-bit word (horizontal ...
A microcoded RISC
A new, microcoded, RISC-type system is proposed and presented. The microcode is stored in a 256 x 64 PROM Nanomemory in the CPU. The 8-bit opcode of each instruction is a direct address to the Nanomemory. Each Nanomemory 64-bit word (horizontal ...
Comments