ABSTRACT
The design of a host machine architecture for implementing an existing image machine architecture is considered. The proposed microarchitecture uses a microprogrammed control unit to emulate the Motorola MC6809 microprocessor architecture.
The detailed hardware characteristics of the proposed machine are described and the microinstruction set is defined. The microroutines that emulate the MC6809 instruction set have been developed. A practical implementation using current technology is studied and some realistic timing characteristics are determined. The simulation of the proposed architecture is reviewed and the performance is evaluated. Finally, comparisons with existing models are made and the results are discussed.
- 1.S. S. Husson, Microprogramming, Principles and Practices, Prentice Hall, 1970Google Scholar
- 2.Motorola Inc., MC6809 Preliminary Programming Manual, Austin, 1979.Google Scholar
- 3.A. C. Staugaard, Jr., 6809 Microcomputer Programming & Interfacing with Experiments, Howard W. Sams & Co., Inc., Indianapolis, 1981. Google ScholarDigital Library
- 4.Texas Instruments, Inc., Semiconductor Group, The TTL Data Book for Design Engineers, Dallas, 1981.Google Scholar
- 5.M. V. Wilkes, "The Best Way to Design an Automatic Calculating Machine," in "Computer Design Development: Principal Papers," edited by E. E. Swartzlander, Jr., Hayden Book Company, Inc., Rochelle Park, New Jersey, pp. 266-270.Google Scholar
- 6.R. Zaks and W. Labiak, Programming the 6809, SYBEX, Inc. Berkeley, CA 1982. Google ScholarDigital Library
Index Terms
- MASCO: An academic exercise in computer design using microprogramming
Recommendations
MASCO: An academic exercise in computer design using microprogramming
MICRO 17: Proceedings of the Seventeenth Annual Microprogramming WorkshopThe design of a host machine architecture for implementing an existing image machine architecture is considered. The proposed microarchitecture uses a microprogrammed control unit to emulate the Motorola MC6809 microprocessor architecture.
The detailed ...
An evaluation of speculative instruction execution on simultaneous multithreaded processors
Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Comments