Index Terms
- The design of a low-cost, high-speed local area network
Recommendations
Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture
ANCS '07: Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systemsNetwork-on-Chip (NoC)architectures provide a scalable solution to the wire delay constraints in deep submicron VLSI designs. Recent research into the ptimization of NoC architectures has shown that the design of buffers in the NoC routers influences the ...
A high-efficiency low-cost heterogeneous 3D network-on-chip design
NoCArc '12: Proceedings of the Fifth International Workshop on Network on Chip ArchitecturesIn this paper, we propose and analyze a heterogeneous Three Dimensional (3D) Network-on-Chip (NoC) design based on the optimized placement of vertical connections. NoC paradigm is expected to be the solution of future multicore processors, while 3D NoC ...
Comments