P. C. Capon
Abstract
In this paper the operation of the machine on code compiled for typical array operations is discussed. The performance of programs written in this straight forward way is compared with the possible gain through using hardware array orders within the MU5 framework. It is necessary to first outline the MU5 order code.
- 1 A System Design Proposal, Kilburn, T, Morris, D., Rohl, J.S. and Sumner, F. H., Information Processing 68. North Holland.Google Scholar
- 2 The MU5 Instruction Pipeline. R. N. Ibbett Computer Journal Vol 15 No.1Google Scholar
- 3 The Implementation of record processing in MU5. P.C.Capon, R. N. Ibbett and C.R.C.B.Parker. IEE Conference Publications No.121Google Scholar
Index Terms
- Array operations in MU5
Recommendations
Array operations in MU5
Proceedings of the conference on Programming languages and compilers for parallel and vector machinesIn this paper the operation of the machine on code compiled for typical array operations is discussed. The performance of programs written in this straight forward way is compared with the possible gain through using hardware array orders within the MU5 ...
Logic operations in memory using a memristive Akers array
In-memory computation is one of the most promising features of memristive memory arrays. In this paper, we propose an array architecture that supports in-memory computation based on a logic array first proposed in 1972 by Sheldon Akers. The Akers logic ...
Common-source-line array: An area efficient memory architecture for bipolar nonvolatile devices
Special Section on Networks on Chip: Architecture, Tools, and MethodologiesTraditional array organization of bipolar nonvolatile memories such as STT-MRAM and memristor utilizes two bitlines for cell manipulations. With technology scaling, such bitline pair will soon become the bottleneck for further density improvement. In ...
Comments