Lars Philipson
ABSTRACT
An experimental multiprocessor computer was designed and built in order to explore the feasibility of certain internal communication mechanisms. The system consisted of seven processing elements, each containing a part of the global memory connected to a local bus. For each processor the global memory is seen as one single, linearly addressable structure. The processing elements were all connected to a common, global bus, consisting of three separate busses in order to increase the capacity. A bus selection unit was designed, capable of making a unique bus selection for each request, within a fraction of a memory cycle. The experiments have shown that communication structures based on distributed global memory and global bus systems can be used efficiently for medium scale systems.
- 1.Ardo A and Philipson L: Implementation of a Pascal based parallel language on a multiprocessor computer. Technical Report, Dept of Computer Engineering, University of Lund, 1982.Google Scholar
- 2.Despain A M and Patterson D A: X-Tree: A Tree Structured Multiprocessor Computer Architecture. Proceedings of the 5th Symposium on Computer Architecture, pp. 144-151, April 1978. Google ScholarDigital Library
- 3.Gerrand P and Bierman E: An overview of SDL, the CCITT specification and description language. Telecommunication Journal, 49, 285-291, 1982.Google Scholar
- 4.Haynes L S, Lau R L, Siewiorek D P and Mizell D W: A Survey of Highly Parallel Computing. Computer, 15(1), 9-24, 1982.Google ScholarDigital Library
- 5.Jones A K and Scwartz P: Experiences Using Multiprocessor Systems - A Status Report. Computing Surveys 12(2), June 1980. Google ScholarDigital Library
- 6.Seitz C L: Ensemble Architectures for VLSI - A Survey and Taxonomy. Proceedings of the Conference on Advanced Research in VLSI, Massachusetts Institute of Technology, pp. 130-135, January 1982.Google Scholar
Index Terms
- A communication structure for a multiprocessor computer with distributed global memory
Recommendations
A communication structure for a multiprocessor computer with distributed global memory
An experimental multiprocessor computer was designed and built in order to explore the feasibility of certain internal communication mechanisms. The system consisted of seven processing elements, each containing a part of the global memory connected to ...
Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor
A Multistage Bus Network (MBN) is proposed in this paper to overcome some of the shortcomings of the conventional multistage interconnection networks (MINs), single bus, and hierarchical bus interconnection networks. The MBN consists of multiple stages ...
Optimal memory controller placement for chip multiprocessor
CODES+ISSS '11: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisIn this paper, we analyze and compare different placements of memory controllers for Chip Multiprocessors (CMPs). As the number of cores increases, Network-on-Chip (NoC) based architectures are proposed as a promising interconnect technique for CMP. The ...
Comments