skip to main content
article
Free Access

Coding guidelines for pipelined processors

Authors Info & Claims
Published:01 March 1982Publication History
Skip Abstract Section

Abstract

This paper is a tutorial for assembly language programmers of pipelined processors. It describes the general characteristics of pipelined processors and presents a collection of coding guidelines for them. These guidelines are particularly significant to compiler developers who determine object code patterns.

References

  1. 1 Michael N. Gemmel, "Techniques for Improved Performance of Loops in Very Large IBM Processors," Technical Report 00.3038, IBM Corporation,Poughkeepsie, New York, February 26,1980.Google ScholarGoogle Scholar
  2. 2 IBM System/360 Model 195, Functional Characteristics, Form A22-6943-0, IBM Corporation, Poughkeepsie, New York, August 1969.Google ScholarGoogle Scholar
  3. 3 IBM System/360 Model 195, Theory of Operation: System Introduction and Instruction Processor, Form SY22-6855-0, IBM Corporation, Poughkeepsie, New York, August 1970.Google ScholarGoogle Scholar
  4. 4 IBM System/370 Model 168, Theory of Operation/Diagrams Manual, Volume 2, I-unit, Form SY22-6932-0, IBM Corporation, Poughkeepsie, New York, April 1973.Google ScholarGoogle Scholar
  5. 5 IBM 3033 Processor Complex, Theory of Operation/Diagrams Manual, Volume 2, Instruction Preprocessing Function (IPPF), Form SY22-7002-0, IBM Corporation, Poughkeepsie, New York, January 1978.Google ScholarGoogle Scholar
  6. 6 Ramamoorthy, C. V., and Li, H. F., "Pipeline Architecture," ACM Computing Surveys, Volume 9, number 1, March 1977, pp. 61-102. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7 Martin, Daniel B., "Coding Hints for Large Systems," Technical Report 00.1968, IBM Corporation, Poughkeepsie, New York, December 15, 1969.Google ScholarGoogle Scholar
  8. 8 Morris, Derrick, and Ibbett, Roland N., "The MU5 Computer System," Springer-Verlag, New York, 1979.Google ScholarGoogle Scholar

Index Terms

  1. Coding guidelines for pipelined processors

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    • Published in

      cover image ACM SIGPLAN Notices
      ACM SIGPLAN Notices  Volume 17, Issue 4
      Proceedings of the 1982 symposium on Architectural support for programming languages and operating systems
      April 1982
      209 pages
      ISSN:0362-1340
      EISSN:1558-1160
      DOI:10.1145/960120
      Issue’s Table of Contents
      • cover image ACM Conferences
        ASPLOS I: Proceedings of the first international symposium on Architectural support for programming languages and operating systems
        March 1982
        209 pages
        ISBN:0897910664
        DOI:10.1145/800050

      Copyright © 1982 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 1 March 1982

      Check for updates

      Qualifiers

      • article

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader