MU6-G. a new design to achieve mainframe performance from a mini-sized computer

ABSTRACT

MU6-G is a high performance machine useful for general or scientific applications. Its order code and architecture are designed to be sympathetic to the needs of the operating system and to both the compilation and execution of programs written in high level languages and to support a word size suitable for high precision scientific computations. Advanced technology, coupled with simplicity of design, is used to achieve a high and more readily predictable performance. Innovative features include the unique organisation of the virtual memory mapping hardware and the use of a combined operand and instruction buffer-store, accessed using virtual addresses. Fault diagnosis is aided by the inclusion of a microprocessor based diagnostic controller which has read/write access to all bistable devices in the machine and has control of the system clock. The paper includes a description of the various functional units and gives estimates of expected performance.

References

1. 1.D.Morris and R.N.Ibbett, The MU5 Computer System, Macmillan, 1979.
2. 2.S.H.Lavington and A.E.Knowles, Assessing the Power of an Order Code, reproduced in Information Processing 77, North Holland Publishing Co., 1977, 477-480.
3. 3.C.J.Theaker and G.R.Frank, MUSS - A Portable Operating System, Software - Practice and Experience, vol. 9, 1979, 633-643.
4. 4.R.N.Ibbett and P.C.Capon, The Development of the MU5 Computer System, Communications of the ACM, vol. 21, no. 1, Jan 1978, 13-24.
5. 5.R.N.Ibbett, The MU5 Instruction Pipeline, Computer Journal, vol. 15, no. 1, 1971, 42-50.
6. 6.F.H.Sumner and J.V.Woods, The MU5 Computer System, R.A.I.R.O. Informatique, vol. 10, no. 1, Jan. 1976, 109-130.
7. 7.L.A.Taylor, Instruction Accessing in High Speed Computers, M.Sc. thesis, University of Manchester, Oct. 1969.
8. 8.N.A.Yannacopoulos, R.N.Ibbett and R.W.Holgate, Performance Measurements of the MU5 Primary Instruction Pipeline, reproduced in Information Processing 77, North Holland Publishing Co., 1977, 471-476.
9. 9.T.Kilburn, D.B.G.Edwards, M.J.Lanigan and F.H.Sumner, One-level Storage System, I.R.E. Transactions on Electronic Computers, EC-11, no. 2, 223-235.
10. 10.C.T.Gibson, Timesharing in the IBM 360 Model 67, Proc. AFIPS Spring Joint Computer Conference 1966, Spartan Books, New York, 1966, vol. 28, p61.
11. 11.F.H.Sumner, The Application of Paging, Segmentation and Virtual Memory, Infotech State of the Art Report 2, Giant Computers, 1971, 255-275.
12. 12.T.Ida and E.Goto, Performance of a Parallel Hash Hardware with Key Deletion, reproduced in Information Processing 77, North Holland Publishing Co., 1977, 643-647.
13. 13.S.S.Thakkar, Investigation of Buffer Store Organisation, M.Sc. thesis, University of Manchester, Oct. 1978.
14. 14.J.Zurawski, High Speed Evaluation of Elementary Functions, Ph.D. thesis, University of Manchester, to be submitted.
15. 15.H.J.Curnow and B.A.Wichmann, A Synthetic Benchmark, Computer Journal, vol. 19, no. 1, 1976, 43-49.

Index Terms

• Computer systems organization

  • Architectures

• General and reference

  • Cross-computing tools and techniques

    • Performance