R. L. Russo
ABSTRACT
ALMS is a set of design automation computer programs which accepts as input a description of a logic design, specifications of modules (e.g., chips, cards, etc.) into which the blocks of the design are to be partitioned or mapped, and some constraints that must be satisfied. It produces as output a documented assignment of the blocks to the modules satisfying the specified constraints. The system algorithms are presented, system features are discussed, program execution times are given and results are presented and compared to manual solutions for the same tasks. Three conclusions are reached. First is that computer programs make it possible to perform partitioning and mapping experiments which were not possible before. Second, for one-level partitions (e.g., logic gates on chips), highly automatic solutions obtained by the program are at least as good as manual solutions and are less costly to obtain. Third, for multi-level partitions (e.g., logic gates on chips on cards) or for mappings, the solutions obtained with the program are again at least as good as manual solutions; further-more, ALMS allows a designer to try more alternatives than he could manually, so that he can trade-off the time and cost of trying additional alternatives against the value of a better solution.
- 1.Russo, R. L., P. H. Oden and P. K. Wolff, Sr., "A Heuristic Procedure for the Partitioning and Mapping of Computer Logic Graphs" to be published in the IEEE Transactions on Computers. Google Scholar
Digital Library
- 2.Charney, H. R., and D. L. Plato, "Efficient Partitioning of Components", Proceedings of the Fifth Annual Design Automation Workshop, pp 16-0 to 16-21, July 15-18, 1968. Google ScholarDigital Library
- 3.Notz, W. A., E. Schischa, J. L. Smith and M. G. Smith, "Large Scale Integration: Benefitting the System Designer", Electronics, pp 130-141, February 20, 1967.Google Scholar
- 4.Levy, S. Y., R. J. Linhardt, H. S. Muller, R. D. Sidnam, "System Utilization of Large-Scale Integration", IEEE Transactions on Electronic Computers, Vol. EC-16, No. 5, pp 562-566, October 1967.Google ScholarCross Ref
- 5.Landman, B. S., R. L. Russo, "On a Pin vs. Block Relationship for Partitions of Logic Graphs", RC 3088, IBM T. J. Watson Research Center, Yorktown Heights, New York. (To be published in the IEEE Transactions on Computers.) Google ScholarDigital Library
- 6.Khambata, A., "Introduction to Large Scale Integration", J. Wiley and Sons, 1969, p. 103.Google Scholar
- 7.Meade, R. M. and H. Geller, "System/360 Influence on the Design of Solid Logic Technology", Solid State Design/Circuit Design Engineering, July 1965.Google Scholar
- 8.Donath, W. E., "Hardware Implementation", Proc. of the 1968 Fall Joint Computer Conference.Google Scholar
- 9.Mennone, A. and R. L. Russo, "Experiments on Mapping of Computer Logic Graphs" to be published.Google Scholar
- 10.Orr, W. K., "Computer-Aided Design for Custom-Integrated System," Proc. of the 1969 Fall Joint Computer Conference.Google Scholar
Index Terms
- ALMS: Automated logic mapping system
Recommendations
Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow
Special Section on Field Programmable Logic and Applications 2015 and Regular PapersIn this article, we consider implementing field-programmable gate arrays (FPGAs) using a standard cell design methodology and present a framework for the automated generation of synthesizable FPGA fabrics. The open-source Verilog-to-Routing (VTR) FPGA ...
HW/SW co-design for public-key cryptosystems on the 8051 micro-controller
It is a challenge to implement large word length public-key algorithms on embedded systems. Examples are smartcards, RF-ID tags and mobile terminals. This paper presents a HW/SW co-design solution for RSA and Elliptic Curve Cryptography (ECC) over GF(p) ...
Comments