Payam Heydari
ABSTRACT
This paper presents the design of a high efficiency, low THD, 5.7GHz fully differential power amplifier for wireless communications in a standard 0.18mm CMOS technology. The power amplifier employs a fully differential class-E topology to achieve high power efficiency by exploiting its soft-switching property. In order to achieve high operating frequency, an injection-locked oscillator is utilized, which makes the output voltage of the power amplifier tuned at the input signal frequency. A complementary CMOS cross-coupled pair topology is employed to realize the LC-tank oscillator because it has lower phase-noise, thereby giving lower THD than the single NMOS cross-coupled pair topology. The proposed power amplifier can deliver 25dBm output power to a 50Ω load at 5.7GHz with 42.6% power-added efficiency (PAE) from 1.8V supply voltage.
- N. Sokal and A. Sokal, "Class E--A new class of high- efficiency, tuned single-ended switching power amplifiers," IEEE J. Solid-State Circuits, vol. SC-10, pp. 168--176, June 1975.Google Scholar
Cross Ref
- Koen L. R. Mertens and Michiel S. J. Steyaert, "A 700-MHz 1- W Fully Differential CMOS Class-E Power Amplifier," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 137--141, Feb. 2002.Google ScholarCross Ref
- K.-C. Tsai and P. R. Gray, "A 1.9 GHz 1 W CMOS class E power amplifier for wireless communications," in Proc. 26th Eur. Solid State Circuits Conf., pp. 76--79, 1998.Google Scholar
- F. H. Raab, "Effects of circuit variations on the class-E tuned power amplifier," IEEE J. Solid-State Circuits, vol. SC-13, pp.239--247, April 1978.Google ScholarCross Ref
- Changsik Yoo and Qiuting Huang, "A Common-Gate Switched 0.9-W Class-E Power Amplifier with 41% PAE in 0.25um CMOS," IEEE J. Solid-State Circuits, vol. 36, No.5, May 2001.Google Scholar
- Ali Hajimiri and Thomas H. Lee, "Design Issues in CMOS Differential LC Oscillators," IEEE J. Solid-State Circuits, vol. 34, No.5, May 1999.Google ScholarCross Ref
- C.P. Yue, C. Ryu, J.Lau, T.H. Lee and S.S.Wong, "A physical model for planar spiral inductor on silicon," in Int. Electron Devices Meeting, 1996, pp. 155--158.Google ScholarCross Ref
- Jose Caanillas, Laurent Dussopt, Jose M. Lopez-Villegas and Gabriel M. Rebeiz, "A 900 MHz Low Phase Noise CMOS Quadrature Oscillator" IEEE Radio Frequency Integrated Circuit, 2002.Google Scholar
- Yannis Tsividis, Operation and Modeling of the MOS Transistor McGraw-Hill, 1999, pp. 248--311. Google ScholarDigital Library
Index Terms
- A novel high frequency, high-efficiency, differential class-E power amplifier in 0.18μm CMOS
Recommendations
A 1.41---1.72 GHz sigma-delta fractional-N frequency synthesizer with a PVT insensitive VCO and a new prescaler
A 1.41---1.72 GHz fractional-N phase-locked loop (PLL) frequency synthesizer with a PVT insensitive voltage-controlled oscillator (VCO) is presented. In this PLL, a VCO with process, voltage, and temperature (PVT) insensitive bias circuit, and a divided-...
A 5-GHz CMOS frequency synthesizer with an injection-locked frequency divider and differential switched capacitors
A phase-locked loop (PLL)-based frequency synthesizer at 5 GHz is designed and fabricated in 0.18-µm CMOS technology. The power consumption of the synthesizer is significantly reduced by using an injection-locked frequency divider (ILFD) as the first ...
A CMOS VCO Architecture Suitable for Sub-1 Volt High-Frequency (8.7–10 GHz) RF Applications
This paper proposes an LC-based oscillator structure which enables operation from a supply voltage as low as 0.85 V, while being suitable for high-frequency RF applications. Two VCO prototypes were fabricated in a standard 0.18 μm CMOS process. The 8.7 ...
Comments