Lukai Cai
ABSTRACT
Recently, the transaction-level modeling has been widely referred to in system-level design community. However, the transaction-level models(TLMs) are not well defined and the usage of TLMs in the existing design domains, namely modeling, validation, refinement, exploration, and synthesis, is not well coordinated. This paper introduces a TLM taxonomy and compares the benefits of TLMs' use.
- CoWare home page (www.coware.com).Google Scholar
- OSCI home page (www.systemc.org).Google Scholar
- STOC home page (www.specc.org).Google Scholar
- The SystemC Verification Standard, version 1.0 (www.systemc.org).Google Scholar
- VCC home page (www.cadence.com/products/vcc.html).Google Scholar
- S. Abdi et al. System-On-Chip Environment (SCE): Tutorial. Technical Report CECS-TR-02-28, UCI, Sept 2002.Google Scholar
- S. Abdi et al. Formal Verification of Specification Partitioning. Technical Report CECS-TR-03-06, UCI, Mar 2003.Google Scholar
- L. Cai et al. Comparison of SpecC and SystemC Languages for System Design. Technical Report CECS-TR-03-11, UCI, May 2003.Google Scholar
- W. Cesario et al. Multiprocessor SoC Platforms: a Component-Based Design Approach. In IEEE Trans. on Design and Test, Nov-Dec 2002. Google ScholarDigital Library
- D. Gajski et al. SpecC: Specification Language and Methodology. Kluwer, Jan 2000.Google ScholarCross Ref
- P. Gerin et al. Scalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-Processor Target Architectures. In ASPDAC, 2001. Google ScholarDigital Library
- T. Grotker et al. System Design with SystemC. Kluwer, 2002. Google ScholarDigital Library
- K. Keutzer et al. System Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans. on CAD, Dec 2000. Google ScholarDigital Library
- S. Pasricha. Transaction Level Modelling of SoC with SystemC 2.0. In Synopsys User Group Conference, 2002.Google Scholar
- P. Paulin et al. StepNP: A System-Level Exploration Platform for Network Processors. In IEEE Trans. on Design and Test, Nov-Dec 2002. Google ScholarDigital Library
- N. Pazos et al. System Level Performance Estimation. In SystemC Methodologies and Applications. Kluwer, 2003. Google ScholarDigital Library
Index Terms
- Transaction level modeling: an overview
Recommendations
Transaction level modeling: flows and use models
CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisTransaction-level models (TLMs) address the problems of designing increasingly complex systems by raising the level of design abstraction above RTL. However, TLM terminology is presently a subject of contentious debate and a coherent set of TLM use-...
High-level design and validation of the BlueSPARC multithreaded processor
Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009This paper presents our experiences in using high-level methods to design and validate a 16-way multithreaded microprocessor called BlueSPARC. BlueSPARC is an in-order, high-throughput processor supporting complex features such as privileged-mode ...
SystemC transaction level models and RTL verification
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceThis paper describes how systems companies are adopting SystemC transaction level models for system on chip design and verification, and how these transaction level models are being reused for RTL verification. The paper discusses how the task of system ...
Comments