IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems

ABSTRACT

IA-32 Execution Layer (IA-32 EL) is a newtechnology that executes IA-32 applications onIntel® Itanium® processor family systems.Currently, support for IA-32 applications onItanium-based platforms is achieved usinghardware circuitry on the Itanium processors.This capability will be enhanced with IA-32EL-software that will ship with Itanium-basedoperating systems and will convert IA-32instructions into Itanium instructions viadynamic translation.In this paper, we describeaspects of the IA-32 Execution Layertechnology, including the general two-phasetranslation architecture and the usage of asingle translator for multiple operatingsystems.The paper provides details of someof the technical challenges such as preciseexception, emulation of FP, MMXTM, and Intel®Streaming SIMD Extension instructions, andmisalignment handling.Finally, the paperpresents some performance results.

REFERENCES

• 1: [1] Eric R. Altman, Kemal Ebcioglu, Michael Gschwind and Sumedh Sathaye, "Advances and Future Challenges in Binary Translation and Optimization", Proceedings of the IEEE Special Issue on Microprocessor Architecture and Compiler Technology, November 2001.
• 2: Erik R. Altman , David Kaeli , Yaron Sheffer, Guest Editors' Introduction: Welcome to the Opportunities of Binary Translation, Computer, v.33 n.3, p.40-45, March 2000 [doi>10.1109/2.825694 ]
• 3: Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada
• 4: Derek Bruening , Timothy Garnett , Saman Amarasinghe, An infrastructure for adaptive dynamic optimization, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
• 5: Howard Chen , Wei-Chung Hsu , Jiwei Lu , Pen-Chung Yew , Dong-Yuan Chen, Dynamic trace selection using performance monitoring hardware sampling, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
• 6: Anton Chernoff , Mark Herdeg , Ray Hookway , Chris Reeve , Norman Rubin , Tony Tye , S. Bharadwaj Yadavalli , John Yates, FX!32: A Profile-Directed Binary Translator, IEEE Micro, v.18 n.2, p.56-64, March 1998 [doi>10.1109/40.671403 ]
• 7: James C. Dehnert , Brian K. Grant , John P. Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , Jim Mattson, The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
• 8: [8] Paul J. Drongowski, David Hunter, Morteza Fayyazi, David Kaeli, "Studying the Performance of the FX!32 Binary Translation System", in the Proceedings of the 1st Workshop on Binary Translation, Newport Beach, CA, Oct. 1999.
• 9: Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, United States
• 10: Kemal Ebcioglu , Erik Altman , Michael Gschwind , Sumedh Sathaye, Dynamic Binary Translation and Optimization, IEEE Transactions on Computers, v.50 n.6, p.529-548, June 2001 [doi>10.1109/12.931892 ]
• 11: Kim M. Hazelwood , Thomas M. Conte, A Lightweight Algorithm for Dynamic If-Conversion during Dynamic Optimization, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.71, October 15-19, 2000
• 12: [12] Intel Corporation, "Intel IA-32 Architecture Software Developer's Manual", Vol. 1-3 2003.
• 13: [13] Intel Corporation, "Intel IA-64 Architecture Software Developer's Manual", Vol. 1-4, January 2000.
• 14: [14] Michael Gschwind and Eric R. Altman, "Optimizing and Precise Exceptions in Dynamic Compilation", Second Workshop on Binary Translation Held in PACT 2000.
• 15: Michael Gschwind , Erik R. Altman, Precise Exception Semantics in Dynamic Compilation, Proceedings of the 11th International Conference on Compiler Construction, p.95-110, April 08-12, 2002
• 16: Michael Gschwind , Erik R. Altman , Sumedh Sathaye , Paul Ledak , David Appenzeller, Dynamic and Transparent Binary Translation, Computer, v.33 n.3, p.54-59, March 2000 [doi>10.1109/2.825696 ]
• 17: [17] S.J. Patel and S.S. Lurnetta. "Replay: A Hardware Framework for Dynamic Program Optimization", Technical Report CRHC-99-16, University of Illinois, December 1999.
• 18: Richard L. Sites , Anton Chernoff , Matthew B. Kirk , Maurice P. Marks , Scott G. Robinson, Binary translation, Communications of the ACM, v.36 n.2, p.69-81, Feb. 1993 [doi>10.1145/151220.151227]
• 19: [19] Intel compilers http://wwww.intel.com/software/products/compilers/
• 20: [20] SPEC CPU2000 http://www.specbench.org/osg/cpu2000
• 21: [21] Sum Microsystems, "The Java Hotspot Performance Engine Architecture", http://java.sun.com/products/hotspot/whitepaper.ht ml, April 1999.
• 22: [22] David Ung and Cristina Cifuentes, "Optimizing Hot Paths in a Dynamic Binary Translator", Second Workshop on Binary Translation Held in PACT 2000, October 2000.
• 23: Cindy Zheng , Carol Thompson, PA-RISC to IA-64: Transparent Execution, No Recompilation, Computer, v.33 n.3, p.47-52, March 2000 [doi>10.1109/2.825695 ]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Memory technologies

  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

  K. Computing Milieux
  K.1 THE COMPUTER INDUSTRY

      Nouns: Intel

General Terms:
Design, Performance