An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)

ABSTRACT

An implementation of the hash functions SHA-256, 384 and 512 is presented, obtaining a high clock rate through a reduction of the critical path length, both in the Expander and in the Compressor of the hash scheme. The critical path is shown to be the smallest achievable. Synthesis results show that the new scheme can reach a clock rate well exceeding 1 GHz using a 0.13um technology.

REFERENCES

• 1: NIST. Announcing the secure hash standard. Federal Information Processing Satndards Publication 180-2, August 2002.
• 2: Y. K. Kang, D. W. Kim, T. W. Kwon, and J. R. Choi. An efficient implementation of hash function processor for ipsec. Proceedings of the 3rd Asia-Pacific Conference on ASICs, August 2002.
• 3: Luigi Dadda , Marco Macchetti , Jeff Owen, The Design of a High Speed ASIC Unit for the Hash Function SHA-256 (384, 512), Proceedings of the conference on Design, automation and test in Europe, p.30070, February 16-20, 2004
• 4: Tim Grembowski , Roar Lien , Kris Gaj , Nghi Nguyen , Peter Bellows , Jaroslav Flidr , Tom Lehman , Brian Schott, Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512, Proceedings of the 5th International Conference on Information Security, p.75-89, September 30-October 02, 2002
• 5: N. Sklavos and O. Koufopavlou. On the hardware implementations of the sha-2(256,384,512) hash functions. Proc. of ISCAS 2003, May 2003.
• 6: Kurt K. Ting , Steve C. L. Yuen , K. H. Lee , Philip Heng Wai Leong, An FPGA Based SHA-256 Processor, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.577-585, September 02-04, 2002
• 7: http://www.heliontech.com/core6.htm.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Algorithms implemented in hardware

Additional Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design
          Subjects: Styles (e.g., parallel, pipeline, special-purpose)

General Terms:
Algorithms, Design, Performance

Keywords:
data authentication, hash function, secure hash standard