Min Zhao
ABSTRACT
Power delivery networks of VLSI chips require adequate input supply connections to ensure reliable performance. This paper addresses the problem of finding an optimum set of pads, pins, and on-chip voltage regulators, and their placement in a given power supply network, subject to constraints on the voltage drops in the network and maximum currents through the pads, pins and regulators. The problem is modeled as a mixed integer linear program using macromodeling techniques and several heuristic techniques are proposed to make the problem tractable. The effectiveness of the proposed techniques is demonstrated on several real chips and memories used in low-power and high-performance applications.
- A. Dharchoudhury, et. al. "Design and analysis of power distribution networks in PowerPC microprocessors," in DAC pp.738--743, 1998. Google Scholar
Digital Library
- M. Zhao, et. al. "Hierarchical analysis of power distribution networks," IEEE Trans. on CAD vol. 21, pp. 159--168, Feb. 2002. Google ScholarDigital Library
- T. Mitsuhashi and E. S. Kuh, "Power and ground network topology optimization for cell based vlsis," in DAC 1992. Google ScholarDigital Library
- X. D. Tan, et. al. "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in DAC pp.78--83, 1999. Google ScholarDigital Library
- X. Wu, et. al. "Area minimization of power distribution network using efficient nonlinear programming techniques," in ICCAD pp.153--157, 2001. Google ScholarDigital Library
- T. Y. Wang and C. P. Chen, "Optimization of the power/ground network wire-sizing and spacing based on sequential network simplex algorithm," in ISQED pp.157--162, 2002. Google ScholarDigital Library
- K. Wang and M. M. Sadowska, "Power/ground mesh area optimization using optimization using multigrid-based technique," in DATE 2003. Google ScholarDigital Library
- J. Oh and M. Pedram, "Multi-pad power/ground network design for uniform distribution of ground bounce," in DAC pp.157--162,1998. Google ScholarDigital Library
- R.Panda, et. al., "Model and analysis for combined package and on-chip power grid simulation," in ISLPED pp.179--184, 2000. Google ScholarDigital Library
- "GNU Linear Programming Kit Users 'Guide," 2001.Google Scholar
Index Terms
- Optimal placement of power supply pads and pins
Recommendations
Optimal placement of power-supply pads and pins
Power-distribution networks of very large-scale integrated (VLSI) chips should be designed carefully to ensure reliable performance. A sound power network requires an adequate number of power-supply input connections (pads and pins). Placing them at the ...
Fast Placement Optimization of Power Supply Pads
ASP-DAC '07: Proceedings of the 2007 Asia and South Pacific Design Automation ConferencePower grid networks in VLSI circuits are required to provide adequate input supply to ensure reliable performance. In this paper, we propose algorithms to find the placement of power pads that minimize not only the worst voltage drop but also the ...
Placement optimization of power supply pads based on locality
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeThis paper presents an efficient algorithm for the placement of power supply pads in flip-chip packaging for high-performance VLSI circuits. The placement problem is formulated as a mixed-integer linear program (MILP), subject to the constraints on mean-...
Comments