skip to main content
10.1145/996566.996669acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Large-scale placement by grid-warping

Published:07 June 2004Publication History

ABSTRACT

Grid-warping is a new placement algorithm based on a strikingly simple idea: rather than move the gates to optimize their location, we elastically deform a model of the 2-D chip surface on which the gates have been roughly placed, "stretching" it until the gates arrange themselves to our liking. Put simply: we move the grid, not the gates. Deforming the elastic grid is a surprisingly simple, low-dimensional nonlinear optimization, and augments a traditional quadratic formulation. A preliminary implementation, WARP1, is already competitive with most recently published placers, e.g., placements that average 4% better wirelength, 40% faster than GORDIAN-L-DOMINO.

References

  1. S. Kirkpatrick, C. D. Gelatt Jr., and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, 13 May 1983.Google ScholarGoogle Scholar
  2. R. S. Tsay, E. Kuh, C. P Hsu, "PROUD: A sea-of-gates placement algorithm," IEEE Design & Test of Computers, vol.5, Dec. 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Kleinhans, G. Sigl, F. Johannes, and K. Antreich, "Gordian: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. CAD, vol. 10, no.3, March 1991.Google ScholarGoogle Scholar
  4. K. Doll, F. M. Johannes, K. J. Antreich, "Iterative placement improvement by network flow methods," Proc. IEEE Trans. CAD, vol. 13, no. 10, Oct 1994.Google ScholarGoogle Scholar
  5. H. Eisenmann, F. M. Johannes, "Generic global placement and floor-planning," Proc ACM/IEEE DAC, June 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. J. Vygen, "Algorithms for large-scale flat placement," Proc ACM/IEEE DAC, June 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. G. Karypis, R. Agarwal, V. Kumar, S. Shekhar, "Multilevel hypergraph partitioning: Applications in VLSI design," Proc ACM/IEEE DAC, June 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. T. F. Chan, J. Cong, T. Kong, J. R. Shinner, "Multilevel optimization for large-scale circuit placement.," Proc. ACM/IEEE ICCAD, Nov. 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. T. F. Chan, J. Cong, T. Kong, J. R. Shinner, K. Sze, "An enhanced multilevel algorithm for circuit placement," Proc. ACM/IEEE ICCAD, Nov. 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. G. Sigl, K. Doll, F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?" Proc ACM/IEEE DAC, June 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. S. M. Folwer, Placement by Grid Warping. Master's Thesis, ECE, Carnegie Mellon University, 2001.Google ScholarGoogle Scholar
  12. R. H. J. M. Otten, "Efficient floorplan optimization," Proc. IEEE ICCD, 1983.Google ScholarGoogle Scholar
  13. P. S. Heckbert, Fundamentals of Texture Mapping and Image Warping, Master's Thesis, EECS, U.C. Berkeley, UCB/CSD-89/516, 1989. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Z. Xiu, VLSI Component Placement by Grid Warping, Master's Thesis, ECE, Carnegie Mellon University, 2003.Google ScholarGoogle Scholar
  15. M. de Berg, M. van Kreveld, M. Overmars, O. Schwarzkopf, Computational Geometry: Algorithms and Applications, Springer-Verlag, 1997. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. W. H. Press, et al., Numerical Recipes in C: The Art of Scientific Computing, Cambridge University Press, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. C. J. Alpert, "The ISPD98 circuit benchmark suite," Proc. ACM ISPD, April 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. A. Caldwell, A. Kahng, I. Markov, "Can recursive bisection alone produce routable placements?" Proc. ACM/IEEE DAC, June 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. M. Wang, X. Yang, M. Sarrafzadeh, "Dragon 2000: Fast standard-cell placement for large circuits," Proc. ACM/IEEE ICCAD, Nov. 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. J. Cong, UCLA, private communication, Nov. 2003.Google ScholarGoogle Scholar

Index Terms

  1. Large-scale placement by grid-warping

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in
        • Published in

          cover image ACM Conferences
          DAC '04: Proceedings of the 41st annual Design Automation Conference
          June 2004
          1002 pages
          ISBN:1581138288
          DOI:10.1145/996566
          • General Chair:
          • Sharad Malik,
          • Program Chairs:
          • Limor Fix,
          • Andrew B. Kahng

          Copyright © 2004 ACM

          Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 7 June 2004

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • Article

          Acceptance Rates

          Overall Acceptance Rate1,770of5,499submissions,32%

          Upcoming Conference

          DAC '24
          61st ACM/IEEE Design Automation Conference
          June 23 - 27, 2024
          San Francisco , CA , USA

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader