ABSTRACT
Nanometer effects have complicated the designs of chips as well as packages and printed circuit boards (PCB's). In order to improve the performance, convergence, and signal integrity of the design, chip-package-board co-design is strongly recommended by industry. In this paper, we present the first routing algorithm in the literature for chip-package-board co-design with differential-pair considerations. Our algorithm is based on linear programming and integer linear programming and guarantees to find an optimal solution for the addressed problem. It first creates globalrouting paths among chips, packages, and a PCB. Without loss of the solution optimality, our routing formulation can reduce the numbers of integer variables (constraints) by 95% (99%) on average. Then, any-angle routing is applied to complete the routing. Experimental results based on five real industry designs show that our router can achieve 100% routability and the optimal global-routing wirelength and satisfy all differential-pair constraints, under reasonable CPU times, whereas recent related work results in much inferior solution quality.
- S.-S. Chen, W.-D. Tseng, J.-T. Yan, and S.-J. Chen, "Printed circuit board routing and package layout codesign," Proc. of APCCAS, pp. 155--158, 2002.Google Scholar
- J.-W. Fang, C.-H. Hsu, and Y.-W. Chang, "An integer linear programming based routing algorithm for flip-chip design," Proc. of DAC, pp. 606--611, 2007. Google ScholarDigital Library
- M. R. Garey and D. S. Johnson, A Guide to the Theory of NP-Completeness, Freeman, 1979. Google ScholarDigital Library
- http://lpsolve.sourceforge.net/5.5/.Google Scholar
- Y. Kubo and A. Takahashi, "A global routing method for 2-layer ball grid array packages," Proc. of ISPD, pp. 36--43, 2005. Google ScholarDigital Library
- F. H. Liu, G. E. White, V. Sundaram, A. O. Aggarwal, S. M. Hosseini, D. Sutter, and R. R. Tummala, "A novel technology for stacking microvias on printed wiring board," Proc. of ECTC, pp. 1134--1139, 2003.Google Scholar
- R. J. Vanderbei, Linear Programming: Foundations and Extensions, Springer, 2007.Google Scholar
Recommendations
Area-I/O flip-chip routing for chip-package co-design considering signal skews
The area-input/output (I/O) flip-chip package provides a high chip-density solution to the demand of more I/Os in very large scale integration designs; it can achieve smaller package size, shorter wirelength, and better signal and power integrity. In ...
Area-I/O flip-chip routing for chip-package co-design
ICCAD '08: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided DesignThe area-I/O flip-chip package provides a high chip-density solution to the demand of more I/O's in VLSI designs; it can achieve smaller package size, shorter wirelength, and better signal and power integrity. In this paper, we introduce the routing ...
Novel full-chip gridless routing considering double-via insertion
DAC '06: Proceedings of the 43rd annual Design Automation ConferenceAs the technology node advances into the nanometer era, via-open defects are one of the dominant failures. To improve via yield and reliability, redundant-via insertion is a highly recommended technique proposed by foundries. Traditionally, double-via ...
Comments