Lin Xie
ABSTRACT
The identification of speedpaths is required for post-silicon (PS) timing validation, and it is currently becoming time-consuming due to manufacturing variations. In this paper we propose a method to find a small set of representative paths that can help monitor a large pool of target paths which are more prone to fail the timing at PS stage, to reduce with the validation effort. We first introduce the concept of effective rank to select a small set of representative paths to predict the target paths with high accuracy. To handle the large dimension and degree of independent random parameter variations, we then allow modeling target path delays using segment delays and formulate it as a convex problem. The identification of segments can be incorporated in design of custom test structures to monitor PS circuit timing behavior. Simulations show that we can use the actual timing information of less than 100 paths or segments to accurately predict up to 3,500 target paths (statistically-critical ones) with more than 1,000 process variables.
- Bastani, P., and et. al. Speedpath prediction based on learning from a small set of examples. In DAC (2008). Google Scholar
Digital Library
- Blaauw, D., and et. al. Statistical timing analysis: From basic principles to state of the art. TCAD 27, 4 (2008). Google ScholarDigital Library
- Callegari, N., and et. al. Path selection for monitoring unexpected systematic timing effects. In ASPDAC (2009). Google ScholarDigital Library
- Chua, D., and et. al. Network kriging. JSAC 24, 12 (2006). Google ScholarCross Ref
- Golub, G., and Loan, C. Matrix Computations, 2nd ed. The Johns Hopkins University Press, London, 1989.Google ScholarDigital Library
- Josephson, D. The good, the bad, and the ugly of silicon debug. In DAC (2006). Google ScholarDigital Library
- Liu, Q., and Sapatnekr, S. Synthesizing a representative critical path for post-silicon delay prediction. In ISPD (2009). Google ScholarDigital Library
- Nocedal, J., and Wright, S. Numerical Optimization, 2nd ed. The Springer Press, New York, 2006.Google Scholar
- Turlach, B., and et. al. Simultaneous variable selection. Technometrics 27 (2005).Google Scholar
- Wang, X., and et. al. Path-RO: a novel on-chip critical path delay measurement under process variations. In ICCAD (2008). Google ScholarDigital Library
- Xie, L., and Davoodi, A. Bound-based identification of timing-violating paths under variability. In ASPDAC (2009). Google ScholarDigital Library
Index Terms
- Representative path selection for post-silicon timing prediction under variability
Recommendations
A path-based methodology for post-silicon timing validation
ICCAD '04: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided designThis work presents a novel path-based methodology for post-silicon timing validation. In timing validation, the objective is to decide if the timing behavior observed from the silicon is consistent with that predicted by the timing model. At the core of ...
Post-Silicon Timing Validation Method Using Path Delay Measurements
ATS '11: Proceedings of the 2011 Asian Test SymposiumIn the nanometer era, the mismatch between the pre-silicon model and the post-silicon timing behavior is becoming severer. Therefore, it is necessary to validate timing with post-silicon data. We propose a method that estimates all the segment delays in ...
Extending pre-silicon delay models for post-silicon tasks: Validation, diagnosis, delay testing, and speed binning
VTS '13: Proceedings of the 2013 IEEE 31st VLSI Test Symposium (VTS)All post-silicon tasks — validation, diagnosis, delay testing, and speed-binning — must be carried out by applying vectors to actual chips, and capturing and analyzing responses. Yet, vectors used must be generated and analyzed using pre-silicon models ...
Comments