A Yield and Reliability Improvement Methodology Based on Logic Redundant Repair with a Repairable Scan Flip-Flop Designed by Push Rule

Abstract

We propose a yield improvement methodology which repairs a faulty chip due to logic defect by using a repairable scan flip-flop (R-SFF). Our methodology improves area penalty, which is a large issue for logic repair technology in actual products, by using repair grouping and a redundant cell insertion algorithm and by pushing the design rule for the repairable area of R-SFF. Additionally, compared with the conventional method, we reduce the number of wire connections around redundant cells by improving the replacement method of the faulty cell by the redundant cell. The proposed methodology reduces the total area penalty caused by the logic redundant repair to 3.6% and improves the yield, that is the number of good chips on a wafer, by 4.7% when the defect density is 1.0[1/cm^2]. Furthermore, we propose the strategy to repair the in-field failures due to latent defect for the chip whose repair function had not been used in the shipment test.

References

1. Aikawa, H., Morifuji, E., Sanuki, T., Sawada, T., Kyoh, S., Sakata, A., Ohta, M., Yoshimura, H., Nakayama, T., Iwai, M., and Matsuoka, F. 2008. Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique. In Proceedings of the IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 90--91.
2. Alsaiari, U. and Saleh, R. 2007. Power, delay and yield analysis of BIST/BISR PLAs using column redundancy. In Proceedings of the IEEE 8th International Symposium on Quality Electronic Design. 703--710.
3. Alsaiari, U. and Saleh, R. 2008. Partitioning for selective flip-flop redundancy in sequential circuits. In Proceedings of the 9th International Symposium on Quality Electronic Design. 798--803.
4. Beausang, J., Ellingham, C., and Robinson, M. 1996. Integrating scan into hierarchical synthesis methodologies. In Proceedings of the IEEE International Test Conference on Test and Design Validity. 751--756.
5. Chang, C., Huang, S.-H., Ho, Y.-K., Lin, J.-Z., Wang, H.-P., and Lu, Y.-S. 2008. Type-matching clock tree for zero skew clock gating. In Proceedings of the ACM 45th Annual Design Automation Conference. 714--719.
6. Dehon, A. and Naeimi, H. 2005. Seven strategies for tolerating highly defective fabrication. Design Test Comput. 22, 4, 306--315.
7. Gupta, P., Kahng, A. B., and Mantik, S. 2003. Routing-aware scan chain ordering. In Proceedings of the Asia and South Pacific Design Automation Conference. 857--862.
8. Kim, I., Zorian, Y., Komoriya, G., Pham, H., Higgins, F. P., and Lewandowski, J. L. 1998. Built in self repair for embedded high density SRAM. In Proceedings of the International Test Conference. 1112--1119.
9. Konoura, H., Mitsuyama, Y., Hashimoto, M., and Onoye, T. 2010. Comparative study on delay degrading estimation due to NBTI with circuit/instance/transistor-level stress probability consideration. In Proceedings of the International Symposium on Quality Electronic Design. 646--651.
10. Kothe, R., Vierhaus, H. T., Coym, T., Vermeiren, W., and Straube, B. 2006. Embedded self repair by transistor and gate level reconfiguration. In Proceedings of the IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. 208--213.
11. Nakura, T., Nose, K., and Mizuno, M. 2007. Fine-grain redundant logic using detect-prediction flip-flops. In Proceedings of the IEEE International Conference on Solid-State Circuits, Digest of Technical Papers. 402--403.
12. Ohba, A., Ohbayashi, S., Shiomi, T., Takano, S., Anami, K., Honda, H., Ishigaki, Y., Hatanaka, M., Nagao, S., and Kayano, S. 1990. A 7NS 1MB BiCMOS ECL SRAM with program-free redundancy. In Proceedings of the IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 41--42.
13. Subhasish, M., Huang, W.-J., Saxena, N. R., Yu, S.-Y., and McCluskey, E. J. 2004. Reconfigurable architecture for autonomous self-repair. Design Test Comput. 21, 3, 228--240.
14. Venkataraman, S. and Drummonds, S. B. 2000. POIROT: A logic fault diagnosis tool and its applications. In Proceedings of the IEEE International Test Conference. 253--262.
15. Zhou, C., Ross, R., Vickery, C., Metteer, B., Gross, S., and Verret, D. 2002. Yield prediction using critical area analysis with inline defect data. In Proceedings of the IEEE/SEMI Advanced Semiconductor Manufacturing Conference. 82--86.

Index Terms

• Hardware

  • Hardware test

  • Robustness