skip to main content
10.1145/3078659.3078663acmotherconferencesArticle/Chapter ViewAbstractPublication PagesscopesConference Proceedingsconference-collections
research-article
Open Access

TETRiS: a Multi-Application Run-Time System for Predictable Execution of Static Mappings

Authors Info & Claims
Published:12 June 2017Publication History

ABSTRACT

For embedded system software, it is common to use static mappings of tasks to cores. This becomes considerably more challenging in multi-application scenarios. In this paper, we propose TETRiS, a multi-application run-time system for static mappings for heterogeneous system-on-chip architectures. It leverages compile-time information to map and migrate tasks in a fashion that preserves the predictable performance of using static mappings, allowing the system to accommodate multiple applications. TETRiS runs on off-the-shelf embedded systems and is Linux-compatible. We embed our approach in a state-of-the-art compiler for multicore systems and evaluate the proposed run-time system in a modern heterogeneous platform using realistic benchmarks. We present two experiments whose execution time and energy consumptions are comparable to those obtained by the highly-optimized Linux scheduler CFS, and where execution time variance is reduced by a factor of 510, and energy consumption variance by a factor of 83.

References

  1. P. Axer, R. Ernst, H. Falk, A. Girault, D. Grund, N. Guan, B. Jonsson, P. Marwedel, J. Reineke, C. Rochange, et al. Building timing predictable embedded systems. ACM Transactions on Embedded Computing Systems (TECS), 13(4):82, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. M. Bekooij, O. Moreira, P. Poplavko, B. Mesman, M. Pastrnak, and J. Van Meerbergen. Predictable embedded multiprocessor system design. In International Workshop on Software and Compilers for Embedded Systems, pages 77--91. Springer, 2004.Google ScholarGoogle ScholarCross RefCross Ref
  3. J. Castrillon, A. Tretter, R. Leupers, and G. Ascheid. Communication-Aware Mapping of KPN Applications onto Heterogeneous MPSoCs. In DAC '12: Proceedings of the 49th annual conference on Design automation, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. J. Castrillon, R. Velasquez, A. Stulova, W. Sheng, J. Ceng, R. Leupers, G. Ascheid, and H. Meyr. Trace-based kpn composability analysis for mapping simultaneous applications to mpsoc platforms. In Proceedings of the Conference on Design, Automation and Test in Europe, pages 753--758. European Design and Automation Association, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. J. Ceng, J. Castrillon, W. Sheng, H. Scharwächter, R. Leupers, G. Ascheid, H. Meyr, T. Isshiki, and H. Kunieda. Maps: an integrated framework for mpsoc application parallelization. In Proceedings of the 45th annual Design Automation Conference, pages 754--759. ACM, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. J. East, A. Egri-Nagy, J. Mitchell, and Y. Péresse. Computing finite semigroups. arXiv eprints.Google ScholarGoogle Scholar
  7. S. A. Edwards and E. A. Lee. The case for the precision timed (pret) machine. In Proceedings of the 44th annual Design Automation Conference, pages 264--265. ACM, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. J. Eker, J. W. Janneck, E. A. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, and Y. Xiong. Taming heterogeneity-the ptolemy approach. Proceedings of the IEEE, 91(1):127--144, 2003.Google ScholarGoogle ScholarCross RefCross Ref
  9. A. Goens and J. Castrillon. Analysis of process traces for mapping dynamic kpn applications to mpsocs. In Proceedings of the IFIP International Embedded Systems Symposium (IESS), Foz do Iguaçu, Brazil, Nov. 2015.Google ScholarGoogle Scholar
  10. A. Goens, S. Siccha, and J. Castrillon. Symmetry in software synthesis. arXiv e-prints, Apr. 2017.Google ScholarGoogle Scholar
  11. P. Greenhalgh. Big. little processing with arm cortex-a l5 & cortex-a7. ARM White paper, pages 1--8, 2011.Google ScholarGoogle Scholar
  12. A. Hansson, K. Goossens, M. Bekooij, and J. Huisken. Compsoc: A template for composable and predictable multi-processor system on chips. ACM Transactions on Design Automation of Electronic Systems (TODAES), 14(1):2, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. G. Kahn. The semantics of a simple language for parallel programming. In J. L. Rosenfeld, editor, Information processing, pages 471--475, Stockholm, Sweden, Aug 1974. North Holland, Amsterdam.Google ScholarGoogle Scholar
  14. S.-h. Kang, H. Yang, S. Kim, I. Bacivarov, S. Ha, and L. Thiele. Static mapping of mixed-critical applications for fault-tolerant mpsocs. In Proceedings of the 51st Annual Design Automation Conference, pages 1--6. ACM, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. A. Kumar, B. Mesman, B. Theelen, H. Corporaal, and Y. Ha. Analyzing composability of applications on mpsoc platforms. Journal of Systems Architecture, 54(3):369--383, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. E. A. Lee. Cyber physical systems: Design challenges. In 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), pages 363--369. IEEE, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. B. D. McKay and A. Piperno. Practical graph isomorphism, {II}. Journal of Symbolic Computation, 60(0):94--112, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. O. Moreira, J. J.-D. Mol, and M. Bekooij. Online resource management in a multiprocessor with a network-on-chip. In Proceedings of the 2007 ACM symposium on Applied computing, pages 1557--1564. ACM, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: toward composable multimedia mp-soc design. In Proceedings of the 45th annual Design Automation Conference, pages 574--579. ACM, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. A. Olofsson. Epiphany-v: A 1024 processor 64-bit risc system-on-chip. arXiv preprint arXiv: 1610.01832, 2016.Google ScholarGoogle Scholar
  21. A. D. Pimentel, C. Erbas, and S. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 55(2):99--112, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. W. Quan and A. D. Pimentel. A hierarchical run-time adaptive resource allocation framework for large-scale mpsoc systems. Design Automation for Embedded Systems, pages 1--29, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Silexica. SLXMapper, 2016.Google ScholarGoogle Scholar
  24. A. K. Singh, M. Shafique, A. Kumar, and J. Henkel. Mapping on multi/many-core systems: survey of current and emerging trends. In Proceedings of the 50th Annual Design Automation Conference, page 1. ACM, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. L. Thiele, I. Bacivarov, W. Haid, and K. Huang. Mapping applications to tiled multiprocessor embedded systems. In Application of Concurrency to System Design, 2007. ACSD 2007. Seventh International Conference on, pages 29--40. IEEE, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. A. Weichslgartner, D. Gangadharan, S. Wildermann, M. Glaß, and J. Teich. Daarm: Design-time application analysis and run-time mapping for predictable execution in many-core systems. In Hardware/Software Codesign and System Synthesis (CODES+ ISSS), 2014 International Conference on, pages 1--10. IEEE, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. A. Weichslgartner, S. Wildermann, J. Götzfried, F. Freiling, M. Glaß, and J. Teich. Design-time/run-time mapping of security-critical applications in heterogeneous mpsocs. In Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems, pages 153--162. ACM, 2016. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. D. Zhu, L. Chen, S. Yue, T. Pinkston, and M. Pedram. Providing balanced mapping for multiple applications in many-core chip multiprocessors.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Other conferences
    SCOPES '17: Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems
    June 2017
    100 pages
    ISBN:9781450350396
    DOI:10.1145/3078659
    • Editor:
    • Sander Stuijk

    Copyright © 2017 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 12 June 2017

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article
    • Research
    • Refereed limited

    Acceptance Rates

    SCOPES '17 Paper Acceptance Rate6of9submissions,67%Overall Acceptance Rate38of79submissions,48%

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader