ABSTRACT
Technology scaling and architectural innovations have led to increasing ubiquity of embedded systems across applications with widely varying and often constantly changing performance and reliability specifications. However, the increasing physical fault-rates in electronic systems have led to single-layer reliability approaches becoming infeasible for resource-constrained systems. Dynamic Cross-layer reliability (CLR) provides scope for efficient adaptation to such QoS variations and increasing unreliability. We propose a design methodology for enabling QoS-aware CLR-integrated runtime adaptation in heterogeneous MPSoC-based embedded systems. Specifically, we propose a combination of reconfiguration cost-aware optimization at design-time and an agent-based optimization at run-time. We report a reduction of up to 51% and 37% in average reconfiguration cost and average energy consumption respectively over state-of-the-art approaches.
- F. Biscani and D. Izzo. 2018. esa/pagmo2: pagmo 2.9.Google Scholar
- N. P Carter, H. Naeimi, and D. S Gardner. 2010. Design techniques for cross-layer resilience. In DATE. Google ScholarDigital Library
- E. Cheng, S. Mirkhani, L. G. Szafaryn, C. Cher, H. Cho, K. Skadron, M. R. Stan, K. Lilja, J. A. Abraham, P. Bose, and S. Mitra. 2016. CLEAR: Cross-Layer Exploration for Architecting Resilience - Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores. In Proceedings of the 53rd Annual Design Automation Conference (DAC '16). Google ScholarDigital Library
- R. P. Dick, D. L. Rhodes, and W. Wolf. 1998. TGFF: Task Graphs For Free. In CODES. IEEE Computer Society, 97--101. Google ScholarDigital Library
- F. Fortin, F. De Rainville, M. Gardner, M. Parizeau, and C. Gagné. 2012. DEAP: Evolutionary Algorithms Made Easy. Journal of Machine Learning Research (July 2012). Google ScholarDigital Library
- M. Glaß, H. Yu, F. Reimann, and J. Teich. 2012. Cross-Level compositional reliability analysis for embedded systems. Computer Safety, Reliability, and Security (2012), 111--124. Google ScholarDigital Library
- J. Henkel, L. Bauer, H. Zhang, S. Rehman, and M. Shafique. 2014. Multi-Layer Dependability: From Microarchitecture to Application Level. In DAC. Google ScholarDigital Library
- K. Lee, A. Shrivastava, M. Kim, N. Dutt, and N. Venkatasubramanian. 2008. Mitigating the impact of hardware defects on multimedia applications: a cross-layer approach. In Proceedings of the 16thACM international conference onMultimedia. Google ScholarDigital Library
- S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin. 2003. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Google ScholarDigital Library
- Michael Nicolaidis. 2010. Soft Errors in Modern Electronic Systems (1st ed.). Springer Publishing Company, Incorporated. Google ScholarDigital Library
- S. Rehman, K. Chen, F. Kriebel, A. Toma, M. Shafique, J. Chen, and J. Henkel. 2016. Cross-Layer Software Dependability on Unreliable Hardware. IEEE Trans. Comput. 65 (Jan 2016). Google ScholarDigital Library
- S. S. Sahoo, B. Veeravalli, and A. Kumar. 2016. Cross-layer fault-tolerant design of real-time systems. In DFTS.Google Scholar
- S. S. Sahoo, B. Veeravalli, and A. Kumar. 2018. CLRFrame: An Analysis Framework for Designing Cross-Layer Reliability in Embedded Systems. In VLSID.Google Scholar
- T. Santini, P. Rech, A. Sartor, U. B Corrêa, L. Carro, and F. R Wagner. 2015. Evaluation of Failures Masking Across the Software Stack. MEDIAN (2015).Google Scholar
- P. Shivakumar, M. Kistler, S. W Keckler, D. Burger, and L. Alvisi. 2002. Modeling the effect of technology trends on the soft error rate of combinational logic. In Dependable Systems and Networks,. Google ScholarDigital Library
- A. K. Singh, M. Shafique, A. Kumar, and J. Henkel. 2013. Mapping on multi/manycore systems: survey of current and emerging trends. In Proceedings of the 50th Annual Design Automation Conference. ACM. Google ScholarDigital Library
Recommendations
Cross-Layer Resilience: Challenges, Insights, and the Road Ahead
DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019Resilience to errors in the underlying hardware is a key design objective for a large class of computing systems, from embedded systems all the way to the cloud. Sources of hardware errors include radiation, circuit aging, variability induced by ...
A Cross-Layer Reliability Design Methodology for Efficient, Dependable Wireless Receivers
Special Issue on Real-Time and Embedded Technology and Applications, Domain-Specific Multicore Computing, Cross-Layer Dependable Embedded Systems, and Application of Concurrency to System Design (ACSD'13)Continued progressive downscaling of CMOS technologies threatens the reliability of chips for future embedded systems. We developed a novel design methodology for dependable wireless communication systems which exploits the mutual trade-offs of system ...
CL(R)early: an early-stage DSE methodology for cross-layer reliability-aware heterogeneous embedded systems
DAC '20: Proceedings of the 57th ACM/EDAC/IEEE Design Automation ConferenceCross-layer reliability (CLR) presents a cost-effective alternative to traditional single-layer design in resource-constrained embedded systems. CLR provides the scope for leveraging the inherent fault-masking of multiple layers and exploiting ...
Comments