C. Yeung
ABSTRACT
No abstract available.
Index Terms
- Standard bus vs. bus wrapper: what is the best solution for future SoC integration?
Recommendations
Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors
SPDP '91: Proceedings of the 1991 Third IEEE Symposium on Parallel and Distributed ProcessingSingle bus multiprocessor systems do not scale well due to the limited bandwidth of the bus. Hierarchical bus interconnections are scalable, but unfortunately the top level bus becomes a bottleneck for larger systems. The authors present a novel ...
SAMBA-bus: A high performance bus architecture for system-on-chips
A high performance communication architecture, SAMBA-bus, is proposed in this paper. In SAMBA-bus architecture, multiple compatible bus transactions can be performed simultaneously with only a single bus access grant from the bus arbiter. Experimental ...
A high performance bus communication architecture through bus splitting
ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation ConferenceA split shared-bus architecture with multiple simultaneous bus accesses is proposed. Compared to traditional bus architectures, the performance of proposed architecture is higher because of the ability to deliver multiple bus transactions in one bus ...
Comments